# Design and Development of a High Efficiency Modulated Class E Amplifier 

## Hendrik Lambert Helberg Crafford 9517650

A dissertation submitted in fulfilment of the requirements for the Magister Technologiae: Engineering: Electrical

Department: Applied Electronics and Electronic Communication Faculty of Engineering and Technology

Vaal University of Technology
Vanderbijlpark

Supervisor: Prof HCvZ Pienaar
January, 2006


## Declaration

I declare that this is my own, unaided work. It is submitted for the Magister Technologiae to the Department of Applied Electronics and Electronic Communication at the Vaal University of Technology, Vanderbijlpark. It has not been submitted before for any qualification or examination to any educational institution.


Hendrik Lambert Helberg Crafford
3 April 2006

## Acknowledgements

I would like to thank:

- Prof HCvZ Pienaar for his continuous guidance throughout the completion of this work.
- Riaan Greef and other personnel at the Vaal University of Technology for their assistance.
- Peet Buys for the design of the printed circuit board.
- My mother Marie Crafford, my fiancé Sannie Fowlds, family and friends for their continued encouragement and support.
- God for this opportunity in my life.


## Dedication

I dedicate this work to my late father, Corrie Crafford, for proudly motivating and supporting me on reaching higher goals.


#### Abstract

Amplitude modulation is not commonly associated with effective amplifying. This work focuses on implementing amplitude modulation into a high efficiency Class E amplifier.

Different types of amplifiers are compared with each other, to show the advantages of using a Class E amplifier. The theory of the Class E amplifier is dealt with in detail. A harmonic filter is designed for the amplifier to make it radio spectrum friendly.

The modulation process is implemented with the aid of a transformer into the Class E amplifier. The advantage of this is that the transformer serves both as a radio frequency choke for the Class E circuit as well as a modulator.

The implementation of the amplitude modulation into the high efficient Class E circuit was successful. The final Class E circuit had superb efficiency, the harmonic filter showed good harmonic attenuation and the modulation process had low distortion. All this resulted in a fine low power AM transmitter.


## Table of contents

Declaration
Acknowledgements
Dedication
Abstract
List of figures
List of tables
List of annexures
Glossary of abbreviations and symbols
Chapter 1 Introduction ..... 1
1.1 Background ..... 1
1.2 Problem statement ..... 2
1.3 Methodology ..... 2
1.4 Value of the research ..... 4
1.5 Delimitations ..... 5
1.6 Summary ..... 5
Chapter 2 Class E amplification ..... 6
2.1 Radio frequency amplifiers ..... 6
2.1.1 Non high efficiency amplifiers ..... 7
2.1.2 High efficiency amplifiers ..... 9
2.2 Choice of amplifier ..... 12
2.3 The Class E radio frequency amplifier ..... 13
2.3.1 Class E operation ..... 13
2.3.2 Class E formulae ..... 16
2.3.2.1 Principle formula ..... 16
2.3.2.2 Optimum performance ..... 19
2.3.2.3 Practical consideration ..... 20
2.3.2.4 Saturation voltage and resistance ..... 21
2.3.2.5 Transition time ..... 22
2.3.2.6 Radio frequency choke value ..... 22
2.4 Summary ..... 23
Chapter 3 Design of the modulated Class $\mathbf{E}$ amplifier ..... 24
3.1 The switch and the carrier generator combination ..... 25
3.1.1 The carrier generator ..... 25
3.1.1.1 Simple Mosfet drivers ..... 25
3.1.1.2 Dedicated Mosfet driver ICs ..... 30
3.1.2 The switching Mosfet ..... 34
3.2 Design of the Class E rf amplifier ..... 36
3.2.1 Calculation of component values ..... 36
3.2.2 Concrete component values ..... 41
3.2.2.1 Vcc voltage supply ..... 41
3.2.2.2 Carrier generator ..... 41
3.2.2.3 Radio frequency choke ..... 43
3.2.2.4 Mosfet ..... 43
3.2.2.5 Capacitors ..... 44
3.2.2.6 Inductor $L o$ ..... 44
3.2.2.7 Load RI ..... 46
3.3 Harmonic filter ..... 47
3.3.1 All-pole networks ..... 48
3.3.2 Elliptic-function filter ..... 52
3.4 Simulation ..... 59
3.4.1 Class E rf amplifier ..... 60
3.4.1.1 $V c c, V f c$ and $I d c$ simulations ..... 61
3.4.1.2 Vc and Is simulations ..... 63
3.4.1.3 Vo, Io and Po simulations ..... 64
3.4.2 Harmonic filter simulation ..... 66
3.4.2.1 Effect of harmonic filter on output waves ..... 66
3.4.2.2 Fourier analysis on harmonic frequencies ..... 68
3.5 Modulation of the Class E amplifier ..... 70
3.5.1 Modulation method ..... 71
3.5.1.1 Collector or drain modulation ..... 71
3.5.1.2 Nonlinear voltage - current method ..... 73
3.5.1.3 Choice of modulation ..... 75
3.5.2 Design of modulation implementation ..... 75
3.5.2.1 Rf feedback ..... 77
3.5.2.2 DC resistance of the radio frequency choke ..... 78
3.5.2.3 Audio frequency properties ..... 79
3.5.2.4 Audio power transferred ..... 80
3.5.2.5 Choice of a transformer ..... 81
3.5.2.6 Final circuit layout ..... 82
3.5.3 Simulation of the final circuit ..... 83
3.5.3.1 Idc simulation ..... 83
3.5.3.2 $V c$ and $I s$ simulation ..... 84
3.5.3.3 Input power simulation ..... 85
3.5.3.4 Output power simulation ..... 85
3.5.3.5 Efficiency of the circuit ..... 86
3.6 Summary ..... 89
Chapter 4 Measured results ..... 91
4.1 Supply current $I d c$ ..... 92
4.2 Capacitor voltage $V c$ and switching current $I s$ ..... 93
4.3 Output parameters: Vo, Io and Po ..... 95
4.4 DC Input power Pidc, modulation input power Pim, efficiency ..... 99
4.5 Filter characteristics: attenuation and harmonic analysis ..... 102
4.6 Modulation distortion and AM envelope ..... 104
4.7 Summary ..... 106
Chapter 5 Conclusions and recommendations ..... 107
5.1 Conclusions ..... 107
5.2 Recommendations ..... 109
Bibliography ..... 110

## List of figures

Figure 1 Low versus high efficiency ..... 2
Figure 2 Basic Class E amplifier ..... 3
Figure 3 Simple generation of AM ..... 4
Figure 4 Class A amplifier circuit ..... 7
Figure 5 Class A output current ..... 7
Figure 6 Class B amplifier circuit ..... 8
Figure 7 Class D amplifier circuit ..... 10
Figure 8 Class E amplifier circuit ..... 11
Figure 9 Class F amplifier circuit ..... 11
Figure 10 Class E amplifier equivalent circuit ..... 15
Figure 11 Waveforms for optimum Class E performance ..... 18
Figure 12 Block diagram of the modulated Class E amplifier ..... 24
Figure 13 HCF4046B functional diagram ..... 27
Figure 14 CD40106BC internal layout and connection diagram ..... 28
Figure 15 Buffer Mosfet driver circuit ..... 29
Figure 16 Typical connection diagram for IR2125 ..... 30
Figure 17 MC34151 pin connections ..... 31
Figure 18 Pin configuration for TC4421 ..... 32
Figure 19 TC4421 current graphs ..... 33
Figure 20 Class E amplifier with designed component values ..... 40
Figure 21 Carrier generator circuit configuration ..... 42
Figure 22 Normalized Chebyshev filter ..... 51
Figure 23 Denormalized Chebyshev filter ..... 51
Figure 24 Normalized Elliptic-function low pass response ..... 53
Figure 25 Curves estimating the order of Elliptic-function filters ..... 55
Figure 26 Normalized low pass filter for Table 11 ..... 56
Figure 27 Denormalized Elliptic-function filter ..... 58
Figure 28 Class E amplifier with 44,21 uH RFC ..... 61
Figure $29 \quad V c c, V f c$ and $I d c$ graphs for Figure 28 ..... 62
Figure $30 \quad V c$ and $I s$ graphs for Figure 28 ..... 63
Figure $31 \quad V o, I o$ and Po simulations for Figure 28 ..... 65
Figure 32 Class E amplifier including harmonic filter ..... 66
Figure 33 Vo, Io and Po simulations for Figure 32 ..... 67
Figure 34 Fourier analysis of the circuit in Figure 28 ..... 68
Figure 35 Fourier analysis of the circuit in Figure 32 ..... 69
Figure 36 An amplitude modulated wave ..... 70
Figure 37 Drain modulation method ..... 71
Figure 38 Simulation of circuit in Figure 37 ..... 72
Figure 39 Spectrum analysis of circuit in Figure 37 ..... 73
Figure 40 Nonlinear voltage - current method ..... 74
Figure 41 Simulation of circuit in Figure 40 ..... 74
Figure 42 Spectrum analysis of circuit in Figure 40 ..... 75
Figure 43 Modulation by using a transformer ..... 76
Figure 44 Modulated circuit with audio low pass filter ..... 77
Figure 45 Voltage output simulation for a 21 turn 44 uH winding ..... 79
Figure 46 Voltage output simulation for a 425 turn 18 mH winding ..... 80
Figure 47 Final circuit layout ..... 82
Figure 48 Simulation of $I d c$ ..... 83
Figure $49 \quad$ Simulation of $V c$ and $I s$ ..... 84
Figure $50 \quad$ Modulation effect on $V c$ and $I s$ ..... 84
Figure 51 Input power simulations ..... 85
Figure 52 Output power simulation ..... 86
Figure 53 Simulation without modulation ..... 87
Figure 54 Simulation without modulation and harmonic filter ..... 88
Figure 55 Block diagram of the complete circuit ..... 91
Figure 56 Simulation of $I d c$ over three modulation cycles ..... 93
Figure 57 Measured oscilloscope results of $V c$ and $I s$ ..... 94
Figure $58 \quad$ Simulation of $V c$ and $I S$ ..... 95
Figure 59 Measured oscilloscope results for Vo, Io and Po ..... 96
Figure 60 Measured oscilloscope results without modulation ..... 97
Figure 61 Measured oscilloscope results without modulation and LPF 98
Figure 62 Harmonic analysis test setup ..... 103
Figure 63 Measured AM envelope on 100 percent modulation ..... 105
Figure 64 Schematic of PCB ..... 112
Figure 65 PCB layout ..... 113
Figure 66 Photograph of built PCB ..... 113
Figure 67 Attenuation characteristics for Butterworth filters ..... 140
Figure 68 Attenuation characteristics for Chebyshev filters with $0,1 \mathrm{~dB}$ ripple ..... 140
Figure 69 Elliptic-function low pass response, illustrating $\theta$ ..... 142
Figure 70 Schematic of simple rf current probe ..... 143
Figure 71 Simple of current probe ..... 143
Figure 72 An amplitude modulated wave ..... 145

## List of tables

Table 1 Ideal efficiency of power amplifiers ..... 6
Table 2 Characteristics of different classes of amplifiers ..... 12
Table 3 VCO connections for HCF4046BE ..... 26
Table 4 IRFP250 versus IRF540N ..... 35
Table 5 Class E amplifier design characteristics ..... 40
Table 6 Calculated results for the Class E design ..... 41
Table 7 Defining equation (24) ..... 45
Table 8 Normalized values ..... 50
Table 9 Elliptic-function filter definitions ..... 53
Table $10 \quad \rho$ versus $R_{d B}$ ..... 54
Table 11 Elliptic-function element values ..... 55
Table 12 Summarizing the filter coil information ..... 59
Table 13 Actual capacitor values ..... 60
Table 14 Output values ..... 65
Table 15 Output comparison ..... 67
Table 16 Comparison of the Fourier analysis of Figure 34 and Figure 35 ..... 69
Table 17 Impedance for two operating frequencies ..... 78
Table 18 Typical DC resistance of transformers ..... 79
Table 19 Measured values for $I d c$ ..... 93
Table $20 \quad$ Measured values for $V c$ and $I s$ ..... 94
Table 21 Measured values for Figure 59 ..... 96
Table 22 Actual values for Figure 60 ..... 97
Table 23 Actual values for Figure 61 ..... 99
Table 24 Modulation input measurements ..... 99
Table 25 DC input measurements ..... 100
Table 26 Efficiency comparison ..... 101
Table 27 Measured values form the harmonic analysis test setup depicted in Figure 62 ..... 103
Table 28 Reformatted values from Table 15 ..... 104
Table 29 Distortion measurements ..... 105
Table $30 \quad 0,1 \mathrm{~dB}$ Chebyshev $L C$ element values ..... 141
Table 31 Elliptic-function $L C$ element values ..... 142

## List of annexures

Annexure A PCB schematic, PCB layout and photograph ..... 112
Annexure B HCF4046B datasheet ..... 114
Annexure C TC4421 datasheet ..... 126
Annexure D Mosfet 540N datasheet ..... 132
Annexure E Filter design figures and tables ..... 140
Annexure F Elliptic-function filter $L C$ element values ..... 142
Annexure G Rf current probe ..... 143
Annexure H AM background theory ..... 144
Annexure I IRFP250 datasheet ..... 150
Annexure J CD40106BC datasheet (pages 1-3) ..... 158
Annexure K BD139 (pages 2-3) and BD140 (pages 2-3) datasheets ..... 161
Annexure L IR2125(S) datasheet (pages 1-4) ..... 165
Annexure M MC34151 datasheet (pages 1-2) ..... 169

## Glossary of abbreviations and symbols

| AC | Alternating current |
| :--- | :--- |
| AM | Amplitude modulation |
| As | Steepness factor |
| BJT | Bipolar junction transistor |
| dB | Decibel |
| DC | Direct current |
| DSB | Double side band |
| DSBFC | Double side band full carrier |
| $\eta$ | Efficiency |
| FET | Field effect transistor |
| FM | Frequency modulation |
| FSF | Frequency scaling factor |
| Hf | High frequency |
| IC | Integrated circuit |
| LPF | Low pass filter |
| Mosfet | Metal oxide field effect transistor |
| PCB | Printed circuit board |
| Q | Quality factor |
| Rf | Radio frequency |
| RFC | Radio frequency choke |
| RMS | Root mean square |
| VCO | Voltage controlled oscillator |
| VSWR | Voltage standing wave ratio |

## Chapter 1 Introduction

The increasing popularity of frequency modulation (FM) has resulted in the neglect of the development of amplitude modulation (AM) and little was done to improve its functioning and efficiency. There is at the moment very little unused radio frequency spectrum which has made AM more attractive because it uses less bandwidth when modulated, as compared to FM.

Most of the technology used in AM transmissions dates back to the 1960s. There are modern more effective radio frequency (rf) amplifiers available like Classes D, E and F, which are not currently used in AM. This work focuses on finding a more effective way of amplifying AM.

### 1.1 Background

In normal radio frequency transmissions a high percentage of the power is lost, due to the low efficiencies of classes A, B and C amplifiers. These amplifiers' efficiencies range between 50 and 90 percent in ideal situations. However, efficiencies tend to be even lower because in reality we do not deal with ideal devices. Typically, the maximum efficiency that would be obtained for a Class C AM transmitter is 75 percent (Butler, 1991). If this is combined with a modulation process which is 75 percent effective, the overall efficiency drops to 56,3 percent.

When a circuit has a low efficiency, it has certain negative implications. Figure 1 shows that for the same input power, different useable output powers can be obtained, depending on the level of efficiency. Higher currents are drawn by low efficiency circuits that provide the same output results as high efficiency circuits. This requires an increase in component sizes to be able to handle the higher temperatures generated. Furthermore, additional cooling has to be provided. These factors necessitate an increase


Figure 1 Low versus high efficiency
in the physical size of the equipment making it more cumbersome. These problems are compounded when these amplifiers are implemented in high-power applications where kilowatt transmitters are used. Basically, the power losses due to poor efficiency are very high and in the end it is a very costly problem.

A possible solution to alleviate the problem is to find a more effective amplifier configuration for the transmission process. Such a amplifier is the Class E configuration with an ideal efficiency of 100 percent and a typical efficiency of at least 90 percent.

### 1.2 Problem statement

The objective is to design an amplitude modulated rf amplifier with the use of a more effective amplifier such as the Class E rf amplifier.

### 1.3 Methodology

To obtain a general understanding of the functioning of a Class E amplifier, the first step was to design a very simple Class E amplifier. The aim was to gain knowledge on the


Figure 2 Basic Class E amplifier
basic circuit operation and to apply the theory to practice. For a preliminary theoretical understanding on high efficiency amplifiers, and specifically Class E, various textbook examples and problems were worked out.

A large part of chapter two is dedicated to the different types of amplifiers available, both non high and high efficiency amplifiers. Here reasons are given as to why the Class E amplifier, shown in Figure 2, was the high efficiency amplifier of choice. An in depth study was done on the operation of Class E amplifiers. All the formulae needed to design a Class E amplifier were studied as well.

The Switching Field Effect Transistor (FET) and the square wave generator in Figure 2 are very important aspects of the Class E amplifier. With this in mind, an intensive research study was done to find the correct combination of the two components. This is reported in chapter three. This was followed by the actual design of the Class E amplifier with a carrier frequency of $1,8 \mathrm{MHz}$ to make it more usable for radio amateurs and long distance broadcasting. Since the end product will function as an amplitude modulated (AM) transmitter, a harmonic filter was also designed. The Class E amplifier and filter were software simulated with the aid of Simetrix 4.1.

Furthermore, chapter three dealt with the implementation of AM into the Class E


Figure 3 Simple generation of AM (Krauss, Bostian and Raab, 1980:223)
amplifier by replacing the RFC inductor in Figure 2 with a modulation transformer. A basic AM generating circuit is shown in Figure 3. The resulting circuit was also simulated.

All the simulations and calculations were tested with bench top measurements on the built circuit. These results are given in chapter four.

The work done on the project was concluded in chapter five and some future recommendations are given.

### 1.4 Value of the research

Amplitude modulation was successfully amplified with the use of a Class E amplifier.

This research provides the industry with a high efficient AM radio frequency amplifier which saves on dissipated power. This saving will result in cost saving especially in high
power implementations. Furthermore, the project was completed with fairly low cost components which will benefit the commercial market as well as amateur applications.

The study also broadens the research done by the Vaal University of Technology on Class E amplifiers.

### 1.5 Delimitations

This study will not consider angle modulation, which includes frequency modulation and phase modulation. The only modulation which will be covered is double side band full carrier (DSBFC) amplitude modulation. Other forms of AM like single side band (SSB) and double sideband suppressed carrier (DSBSC) will not be considered.

The design of the audio amplifier which is used to amplify the low-level input signal to a high voltage wave, with the use of an additional step up audio transformer, will not form part of the research.

A $13,8 \mathrm{~V}$ direct current (DC) supply is used as a power source. The $13,8 \mathrm{~V}$ direct current power source will not form part of the research. Any existing, good quality power supply can be used.

### 1.6 Summary

This chapter provided information on:

- The importance of higher efficiency circuits
- The research methodology followed in this study on a high efficiency Class E amplifier with AM modulation
- The value added by the research
- The delimitations of the project


## Chapter 2 Class E amplification

Class E amplification is the fundamental objective of this work. In order to use the Class E in a radio frequency amplifier, it is of utmost importance to understand the working of it thoroughly. In this chapter a comparison of the various non-high and high efficiency radio frequency amplifiers are given, followed by a theoretical analysis of the Class E amplifier.

### 2.1 Radio frequency amplifiers

There are different types of amplifier configurations. These can be separated from each other by the class of operation. The commonly known classes are $\mathrm{A}, \mathrm{B}$ and C amplifiers. The high efficiency amplifier classes are D, E, F, G, H and S. All of the above mentioned amplifiers' efficiencies for ideal devices are given in Table 1 (Krauss et al., 1980:472).

Table 1 Ideal efficiency of power amplifiers

| Class of amplifier | Efficiency |
| :---: | :---: |
| A | $50 \%$ |
| B | $78,5 \%$ |
| C | $85-90 \%$ |
| D | $100 \%$ |
| E | $100 \%$ |
| F | $88,4-100 \%$ |
| G | $84,2 \%$ |
| H | $100 \%$ |
| S | $100 \%$ |

### 2.1.1 Non high efficiency amplifiers

These will include classes A, B and C as stated above. The difference between these amplifiers is the angle at which the output current flows in comparison to the input signal (Jansen van Vuren, 1994:244).


Figure 4 Class A amplifier circuit (Krauss et al., 1980:353)

For Class A amplifiers, the output current flows for the whole $360^{\circ}$ of the input signal. Figure 4 shows the typical Class A circuit diagram with the output current waveform in Figure 5.


Figure 5 Class A output current

The efficiency of Class A will never be above 50 percent. If, in Figure 4, the maximum output voltage is $V o$ and the supply current is $I d c$, then the input power can be calculated using equation (1).

$$
\begin{equation*}
P i=V c c I d c=\frac{V c c^{2}}{R} \mathrm{~W} \tag{1}
\end{equation*}
$$

It is stated by Krauss et al. (1980:352) that the Vo must always be less than Vcc due to saturation effects. The root mean square (RMS) output voltage will be $V o^{2} / 2$. The output power is then defined by equation (2) with Vom as the peak value of $V o$.

$$
\begin{equation*}
P o=\frac{V o m^{2}}{2 R} \leq \frac{V c c^{2}}{2 R} \mathrm{w} \tag{2}
\end{equation*}
$$

The resultant efficiency ( $\boldsymbol{\eta}$ ) is given in equation (3):

$$
\begin{equation*}
\eta=\frac{P o}{P i}=\frac{V o m^{2}}{2 V c c^{2}} \leq \frac{1}{2} \tag{3}
\end{equation*}
$$

In Class B the output current flows only $180^{\circ}$ of the input signal. Class B amplifier operation is much more efficient than Class A . The push-pull configuration seen in


Figure 6 Class B amplifier circuit (Kennington, 2000:99)

Figure 6 employs two Class B stages operating in the opposite phase (Kenington, 2000:98). Each stage conducts a separate half of the input waveform. This opposite phase arrangement ensures that, whilst one device is conducting, the other is off and consumes no power.

Classical Class C power amplifier circuit topology is the same as that of the Class A amplifier (Krauss et al., 1980:394). The active device is also driven to act as a current source. The difference is that the current waveform it produces is not the sinusoidal current desired in the load, but may be a variety of shapes. What makes it more efficient is that the output current flow is less than $180^{\circ}$ of the input signal.

### 2.1.2 High efficiency amplifiers

Krauss et al. (1980:432) define high efficiency amplifiers as a power amplifier that achieves an efficiency greater than that normally achieved by a Class A, B or C amplifier in the same application.

Classes D, E and S are called switching mode power amplifiers. Here the active devices are used as switches, which eliminates voltages over it or current through it at the same time. This results in zero dissipated power in the device. According to Kenington (2000:124) Class $S$ amplifiers are principally limited to low radio frequency applications because very wide bandwidth devices are required, but also due to the unavailability of radio frequency PNP transistors.

Other methods are used to obtain high efficiency in Classes F, G and H. Techniques such as harmonic resonators and multiple power supply voltages are used to reduce the collector voltage-current product. According to Kenington (2000:124) Classes G and H amplifiers are principally limited to audio frequency applications due to wide bandwidths required for the active components. Class $G$ requires more than one supply


Figure 7 Class D amplifier circuit (Kennington, 2000:119)
voltage and at least two pairs of active devices. Class H also uses two amplifier stages, of which the one driving the main amplifier stage must be highly efficient.

The most basic Class D configuration is the Complementary Switching Amplifier. Figure 7 illustrates this setup. The two transistors, $Q 1$ and $Q 2$, work together as a changeover switch between supply voltage and ground. This is managed via the splitter transformer which drives $Q 1$ and $Q 2180^{\circ}$ out of phase, thus when $Q 1$ is on, $Q 2$ is off and vice versa.

Class E amplifiers are described by Kenington (2000:121) as a single-ended switching configuration with a passive load network as illustrated in Figure 8. The fundamental configuration of a Class E amplifier consists of the series-tuned inductor-capacitor (LoCo ) circuit and a shunt capacitance ( Cl ) across the collector-emitter junction. In this case the emitter must be grounded. What makes this setup so advantageous is that this shunt capacitance may be composed of the inherent junction capacitance ( Ci ) of the transistor, as well as some additional capacitance to ensure correct circuit operation. Thus the transistor's inherent capacitance is no longer a source of power loss but becomes an essential part of the circuit's operation. The operation of Class E works on


Figure 8 Class E amplifier circuit (Kennington, 2000:122)
the principal that the transistor is operated as an ideal switch with zero "on" resistance and infinite "off" resistance.

Class F is described by Krauss et al. (1980:454) as an amplifier characterized by a load network that resonates at one or more harmonic frequencies as well as at the carrier


Figure 9 Class F amplifier circuit (Krauss et al., 1980:455)
frequency. The active device usually operates primarily as a current source or a saturating current source, as it does in the classical Class C power amplifier. Figure 9 shows the third harmonic peaking amplifier. The transistor acts as a current source, producing the same half-sine wave as it would in Class B operation. The fundamentalfrequency tuned-circuit bypasses the harmonics, producing a sinusoidal output voltage. The third harmonic resonator makes it possible for a third harmonic component in the collector voltage. This results in higher efficiency, but at the same time it also results in higher output capability.

### 2.2 Choice of amplifier

The choice of an appropriate radio frequency (rf) amplifier was made by taking all the relevant information of section 2.1 into consideration, as summarized in Table 2.

Table 2 Characteristics of different classes of amplifiers

| Class of <br> operation | Complexness of <br> circuit | Frequency of <br> operation | Ideal |
| :---: | :---: | :---: | :---: |
| A Efficiency |  |  |  |
| B | low | low level rf | $50 \%$ |
| C | high | rf | $78,5 \%$ |
| D | low | rf | $85-90 \%$ |
| E | medium | low power hf | $100 \%$ |
| F | low | rf | $100 \%$ |
| G | high | rfium | $88,4-100 \%$ |
| H | high | audio | $84,2 \%$ |
| S | medium | low rf | $100 \%$ |

For this project a high efficiency amplifier was needed, which automatically disqualified

Classes A, B and C amplifiers. Although Class C has high efficiency, it is not comparable to the so called high efficiency amplifiers.

Amongst the high efficiency amplifiers of Classes D through to S, Classes G and H are not suitable for radio frequency applications, moreover the efficiency of Class G is not high enough. Amongst these classes only Class E and F are not limited by the operating frequency range.

The complexness of the circuit is determined by the number of active components, which are the transistors, the number of transformers needed, as well as the number of capacitor-inductor tuned circuits of the simplest design in the class. To rate the different classes of amplifiers, each is "allowed" one transistor, one transformer or radio frequency choke (RFC) and one tuned circuit. Everything extra will make it a step more complex. According to these criteria, Classes A, C and E have the least complex circuit configurations.

Taking all these factors into consideration, Class E appears to be the best choice. The complexness of its circuit configuration is low with only one transistor, one radio frequency choke and one inductor-capacitor tuned circuit. Class E is also very efficient and it is not limited by the operating frequency. This makes it more cost effective and simpler to use.

### 2.3 The Class E radio frequency amplifier

A good understanding of the operation of Class E amplifiers is required to deal with the rather complex formulae.

### 2.3.1 Class E operation

Recalling the basic principles of Class E amplifiers from section 2.1.2 it is clear that

Class E amplifiers employ a single transistor that is driven to act as a switch and connected to a passive load network (Krauss et al., 1980:448) (Figure 10). This operation of maintaining a low product of transistor voltage and transistor current is used to obtain the high efficiency. The reasons why the voltage-current product is low throughout the radio frequency period are given by Sokal (1998:1109) as:

- In the "on" state the voltage is nearly zero when high current is flowing. The transistor acts as a low resistance "on" switch during this part of the radio frequency period.
- In the "off" state the current is zero when there is high voltage. The transistor acts as an "off" switch during this part of the radio frequency period.

Although the switching transitions are usually made as fast as feasible, a high efficiency technique must accommodate the transistor's practical limitation for radio frequency and microwave applications. The transistor switching times will, unavoidably, be noticeable fractions of the radio frequency period. Even though the switching times can be noticeable fractions of the radio frequency period, a high voltage-current product during the switching transition can be avoided by fulfilling two strategies in a suitable load network between the transistor and the load. These two strategies are:

- The rise of transistor voltage is delayed until after the current has reduced to zero.
- The transistor voltage returns to zero before the current begins to rise.

Two additional waveform features reduce power dissipation:

- The transistor voltage at turn-on time is nominally zero (or the saturation offset voltage for Bipolar Junction Transistor (BJT)). This means that the turning-on transistor does not discharge a charged shunt capacitance ( C in Figure 10) thus avoiding dissipating the capacitor's stored energy of $C V^{2} / 2$, at $f$ times per
second. Where $C$ is the capacitance value, $V$ is the capacitor's initial voltage at transistor turn-on and $f$ is the operating frequency.
- The slope of the transistor voltage waveform is nominally zero at turn-on time. Then the current injected into the turning-on transistor by the load network rises smoothly from zero at a controlled moderate rate, resulting in low $i^{2} R$ power dissipation while the transistor conductance is building-up from zero during the turn-on transition, even if the turn-on transition time is as long as 30 percent of the radio frequency period.

Thus, the waveform never has high voltage and high current simultaneously. The voltage and current switching transitions are time-displaced from each other, to accommodate transistor switching transition times that can be substantial fractions of the radio frequency period. These fractions can be up to 30 percent for turn-on transition and up to 17 percent for the turn-off transition of the period.

Seeing the transistor as a switch, an equivalent circuit for Figure 8 can be drawn as seen


Figure 10 Class E amplifier equivalent circuit (Krauss et al., 1980:449)
in Figure 10. The transistor (the switch) is connected to a passive load network. This load network is the series tuned Lo-Co. The reactance of this ideal-tuned circuit is zero at the operating frequency and infinite at the harmonic frequencies. Capacitor $C$ in Figure 10 is composed of both capacitors $C i$ and $C I$ in Figure 8.

Krauss et al. (1980:449) give four assumptions about the circuit which are used to analyse the operation of a Class E power amplifier (refer to Figure 10):

- The choke RFC has a reactance large enough so that the current $I_{d c}$ flowing through it is constant.
- The quality factor $(Q)$ of the series-tuned circuit ( $L o-C o$ ) is high enough so that the output current (hence the output voltage) is sinusoidal.
- The transistor QI (from Figure 8) is driven to act as a switch S that is either "on" (with zero voltage across it) or "off" (with zero current through it) except for very brief periods of time during the transitions between "on" and "off" states.
- The capacitance $C$ is independent of voltage. Thus, there is no varactor effect.


### 2.3.2 Class E formulae

From an understanding of the operation of the Class E amplifier (section 2.3.1), formulae can be derived that make it possible to obtain component values for the Class E amplifier design.

### 2.3.2.1 Principle formula

These formulae are gathered from Krauss et al. (1980:450). The total period of the Class E cycle can be divided into two parts, which are, when switch $S$ in Figure 10 is on and when it is off.

When switch $S$ is on, the following are relevant:

$$
\begin{array}{ll}
\text { Voltage over capacitor } C & v_{C}(\theta)=0 \\
\text { Current in capacitor } C & i_{C}(\theta)=0 \\
\text { Current through switch } S & i_{S}(\theta)=I_{d c}-i_{0}(\theta) \mathrm{A}
\end{array}
$$

When the switch $S$ is off, the collector voltage waveform is produced by charging of shunt capacitor $C$ and the following are relevant:
current through the switch $S$

$$
i_{s}(\theta)=0
$$

the capacitor current

$$
i_{c}(\theta)=I_{d c}-i_{O}(\theta) \mathrm{A}
$$

It is stated by Krauss et al. (1980:450) that when switch S changes from off to on, any charge in $C$ is essentially instantaneously discharged; the discharge waveforms are unimportant, since the total energy involved depends upon only the capacitance and the voltage on it just prior to discharge.

The following determine the parameters of the voltage over the capacitor $C$ when the switch is off:

- The magnitude $I_{d c}$ of the dc (direct current) input current
- The amplitude $I_{o m}=V_{o m} / R$
- Phase $\Phi_{\text {of the rf output current }}$

Thus:

$$
v c(\theta)=\left[\begin{array}{l}
\frac{I d c}{B}\left(y-\frac{\pi}{2}\right)+\frac{V o m}{B R} \sin (\Phi-y)+  \tag{4}\\
\frac{I d c}{B} \theta+\frac{V o m}{B R} \cos (\theta+\Phi)
\end{array}\right] \mathrm{V}
$$

In the above:

- $\quad y$ is the switch off-time (converted to radians).
- $\quad B$ is the susceptance of the shunt capacitance $C$ at the frequency of operation.
- The fundamental frequency component of this voltage is $v_{l}(\theta)$, which is applied to $R+j X$ to determine the rf output current, voltage and power.
- The de component of the capacitor $C$-voltage waveform must be Vcc.

The elements of the circuit in Figure 10 are all ideal. The only generated loss occurs when the switch closes. When this happens, the shunt capacitance $C$ will discharge. In order to eliminate this loss, for optimum performance in Class E, the capacitor voltage should reach zero the moment the switch turns on. To achieve this, the values of $B$ and $X$ should be manipulated.

Another influence on the selection of $B$ and $X$, for optimum performance, is the slope


Figure 11 Waveforms for optimum Class E performance (Krauss et al., 1980:451)
$d v_{c}(\theta) / d \theta$ of the capacitor $C$ voltage waveform. This slope must be zero at the time the switch closes which implies that the current through the switch must be zero just after the switch closes.

It is clear that the dissipated power will be negligible if the capacitor $C$ voltage as well as the current through the switch is zero the moment the switch closes. Figure 11 shows the relevant waveforms for optimum performance in Class E with reference to Figure 10. The function $v_{f c}(\theta)$ is the carrier frequency voltage, at which rate the switch is switching on and off, and $y$ is the duty cycle. The duty cycle will be optimum where the duty cycle is equal to $\pi / 2$.

### 2.3.2.2 Optimum performance

Krauss et al. (1980:450) explain that, to be able to calculate $B$ and $X$ for optimum performance, equation (4) and its derivative with respect to $\theta$ should be set equal to zero at $\pi / 2+y$ or $\pi$ for a 100 percent optimum performance. The results being:

- Phase of the rf output current:

$$
\begin{equation*}
\Phi=-32,48^{\circ} \tag{5}
\end{equation*}
$$

- Susceptance of the shunt capacitance $C$ :

$$
\begin{equation*}
B=\frac{0,1836}{R} \mathrm{~S} \tag{6}
\end{equation*}
$$

- Reactance for Lo-Co with very high $Q$ :

$$
\begin{equation*}
X=1,152 R \mathrm{Ohm} \tag{7}
\end{equation*}
$$

- Output Voltage:

$$
\begin{equation*}
V o m=\frac{2}{\sqrt{1+\pi^{2} / 4}} V c c \approx 1,074 V c c \mathrm{~V} \tag{8}
\end{equation*}
$$

- Output power:

$$
\begin{equation*}
P o=\frac{2}{1+\pi^{2} / 4} \frac{V_{c c}^{2}}{R} \approx 0,577 \frac{V_{c c}^{2}}{R} \mathrm{~W} \tag{9}
\end{equation*}
$$

- Input current:

$$
\begin{equation*}
I_{d c}=\frac{V_{c c}}{1,734 R} \mathrm{~A} \tag{10}
\end{equation*}
$$

- Peak voltage over capacitor $C$ :

$$
\begin{equation*}
V_{c}=3,56 V_{c c} \mathrm{~V} \tag{11}
\end{equation*}
$$

- Peak current through the switch:

$$
\begin{equation*}
I_{S}=2,86 I_{d c \mathrm{~A}} \tag{12}
\end{equation*}
$$

- Normalized power output capability:

$$
\begin{equation*}
P_{\max }=0,0981 \mathrm{~W} \tag{13}
\end{equation*}
$$

### 2.3.2.3 Practical consideration

For optimum performance the $Q$ is very high. According to Krauss et al. (1980:452) this is usually in the range from three to ten in practise. This will allow some harmonic current to flow which will cause the capacitor $C$ voltage to be non-zero or have a nonzero slope at the time the switch closes.

The inductor $L o$ in Figure 8 defines $Q$ as (ideally tuned):

$$
\begin{equation*}
Q=\frac{\omega L_{O}}{R} \tag{14}
\end{equation*}
$$

Note that for the tuned circuit

$$
\begin{align*}
& X_{C o}=X_{L o} \\
& \therefore Q=\frac{\omega L_{O}}{R}=\frac{1}{\omega C_{o} R} \tag{15}
\end{align*}
$$

Thus, with $Q<\infty$, optimum performance can be achieved by using the following empirically derived formulas where $X_{L D}$ is the detune inductor ( $j X$ ) in Figure 10:

$$
\begin{align*}
& X=\frac{1,110 Q}{Q-0,67} R \mathrm{Ohm}  \tag{16}\\
& B=\frac{0,1836}{R}\left(1+\frac{0,81 Q}{Q^{2}+4}\right) \mathrm{S} \tag{17}
\end{align*}
$$

When $Q$ is lowered, the harmonic frequencies should be filtered between $C o$ and $R$.

### 2.3.2.4 Saturation voltage and resistance

Krauss et al. (1980:453) give effective voltages for the different transistors. When a BJT is used as a switch, the saturation voltage should be considered. The resulting effective voltage will be:

$$
\begin{equation*}
V_{e f f}=V_{c c}-V_{s a t} \mathrm{~V} \tag{18}
\end{equation*}
$$

$V_{\text {eff }}$ should be used in all calculations instead of $V_{c c}$, except for input power. In the case of a FET (field effect transistor) switch the dissipation due to the resistance $R_{o n}$ could be estimated by assuming its effects on the overall circuit operation to be small and integrating over the time period over which the FET is on. The dissipation being $i_{S}^{2}(\theta) R_{o n}$. For a 50 percent duty cycle this results in an effective voltage of:

$$
\begin{equation*}
V_{e f f}=\frac{R}{R+1,365 R_{\text {on }}} V_{D D} \mathrm{~V} \tag{19}
\end{equation*}
$$

### 2.3.2.5 Transition time

Optimum Class E operation reduces the power dissipated at the moment the switch closes to a negligible level (Krauss et al., 1980:453). The power dissipated in this time can be estimated by assuming a linear decrease in the current through the switch during the time required to complete the transition. This produces a parabolic voltage waveform over capacitor $C$ during this time. Integration of the voltage-current product then yields a dissipated power of:

$$
\begin{equation*}
P_{d T}=\frac{1}{12} \theta_{S}^{2} P_{o} \mathrm{~W} \tag{20}
\end{equation*}
$$

where $\theta_{S}$ is the transition time converted to radians. The efficiency, in the absence of saturation voltage or resistance, is then:

$$
\begin{equation*}
\eta=1-\frac{1}{12} \theta_{S}^{2} \tag{21}
\end{equation*}
$$

This may be combined with other effects by summing dissipated powers or by multiplying the efficiency given above by that produced by the other effects without transition-time losses.

### 2.3.2.6 Radio frequency choke value

As a rule of thumb, the reactance of the $R F C$ should be at least ten times that of the load.

$$
\begin{equation*}
X_{R F C}=10 R \mathrm{Ohm} \tag{22}
\end{equation*}
$$

For further details on the derivation of formulae, refer to the thesis by Pienaar (2002:5166).

### 2.4 Summary

This chapter gave the choices of amplifiers available. Class E appears to be the best solution specifically because of the combination of high efficiency and simple circuit layout.

Detail concerning the theory and formulae necessary to design a Class E amplifier were given in this chapter to provide a thorough understanding of the Class E amplifier concept in preparation for the actual design of the amplifier in the chapter to follow.

## Chapter 3 Design of the modulated Class E amplifier

In this chapter the design of the modulated Class E amplifier is discussed. The design of each of the various Class E stages is given in detail. These stages are simulated by using Simetrix 4.1 software. The modulation process of the Class E amplifier is also designed and simulated.

Figure 12 shows a block diagram of the various design stages. These are:

- Switch (Mosfet) and the carrier generator (Mosfet driver) combination
- Class E amplifier
- Harmonic filter
- Modulation process

The rest of the chapter will discuss the above mentioned stages.


Figure 12 Block diagram of the modulated Class E amplifier

### 3.1 The switch and the carrier generator combination

The carrier generator will drive the Mosfet used to operate as a switch. Thus, it is important for the two elements to function as a unit, since the characteristics of the one will influence the other. The following will receive attention in this section:

- Carrier generator (Mosfet driver)
- The switching Mosfet


### 3.1.1 The carrier generator

In Mosfet terms, the carrier generator is generally known as a Mosfet driver. As part of the research, various options were looked into. The first option was to build a simple Mosfet driver, and the second to use a dedicated integrated circuit (IC) Mosfet driver.

To test the different Mosfet drivers, the commonly available IRFP250 Mosfet was used.

### 3.1.1.1 Simple Mosfet drivers

Three different options were tested:

- Micro power phase-locked loop
- Hex Schmitt Trigger
- Hex Schmitt Trigger driving into a buffer


## Micro power phase-locked loop

The HCF4046BE is a micropower phase-locked loop IC available with an internal voltage controlled oscillator (VCO). This VCO can be used on its own. Typically the range of the operating frequency is up to 1.4 MHz according to the datasheet (see

Annexure B).

Figure 13 gives the functional diagram from the IC's datasheet which gives the functionality of the different pins. To use the IC as a VCO, the pins are connected as shown in Table 3.

Table 3 VCO connections for HCF4046BE

| Pin | Application | Connection |
| :---: | :--- | :--- |
| 4 | output | Mosfet gate |
| 5 | inhibit | ground |
| $6 \& 7$ | frequency range | Cl |
| 8 | Vss | ground |
| 9 | variable DC input to vary frequency output | DC voltage |
| 11 | frequency range | R 1 to ground |
| 16 | $\mathrm{~V}_{\mathrm{DD}}$ | supply voltage |

By manipulating R1 and C 1 in Figure 13, it is possible to reach a frequency output well beyond $1,8 \mathrm{MHz}$. However, this setup proved not to work. The VCO output failed to drive the Mosfet. The output voltage was pulled to ground and no square wave was visible at all.

In this exercise an IRFP250 Mosfet was used with an input capacitance is $2,8 \mathrm{nF}$ (Annexure I gives the datasheet for IRFP250 in detail).

If the input reactance of the Mosfet is calculated, the current requirement for the IRFP250 Mosfet can be determined. For an operating frequency of $1,8 \mathrm{MHz}$ and an input capacitance of $2,8 \mathrm{nF}$, the following calculations can be made:


Figure 13 HCF4046B functional diagram (STMicroelectronics, 2001:5)

$$
\begin{aligned}
X_{c} & =\frac{1}{2 \pi f C} \\
& =\frac{1}{2 \pi 1,8 \times 10^{6} \times 2,8 \times 10^{-9}} \\
& =31,578 \mathrm{Ohm} \\
I & =\frac{V}{R} \\
& =\frac{10}{31,578} \\
& =316,673 \mathrm{~mA}
\end{aligned}
$$

The maximum source and drain current the VCO can supply is just below 1 mA , while the Mosfet requires $316,673 \mathrm{~mA}$, clearly showing that this configuration will not be able to drive the Mosfet.

## Hex Schmitt Trigger

The CD40106BC Hex Schmitt Trigger is a monolithic complementary MOS IC constructed with N and P-channel enhancement transistors. Figure 14 shows the internal layout and the connection diagram of the IC.

To generate an oscillating frequency of $1,8 \mathrm{MHz}$, a 100 pF capacitor can be connected to pin 13 to ground and a variable 10 kOhm resistor can be connected between pin 13 and 12 . Pin 12 will also become the oscillator output. In order to increase the current capability the output of pin 12 can be connected to the inputs of the remaining triggers. The outputs of the remaining triggers can be combined so that there are five in parallel. This is to increase the current sourcing and draining capability.

The typical current sourcing and draining of each trigger are $8,8 \mathrm{~mA}$ for a 15 V supply voltage (see the datasheet in Annexure J). Since there are five triggers in parallel this


Figure 14 CD40106BC internal layout and connection diagram (Fairchild Semiconductor Corporation, 1987:1)
value will increase to a total current of 44 mA . The previously calculated current input requirement of $316,673 \mathrm{~mA}$ for the IRFP250 will increase to 475 mA for a 15 V supply. This is more than 10 times what the CD40106BC can deliver.

However this option will not work well enough, due to current shortage. Another drawback is that the square wave becomes noisy because of the parallel network of five triggers.

## Hex Schmitt Trigger driving into a buffer

To create a buffer circuit which is fed from the CD40106BC's output, two transistors are used, one NPN and one PNP. These are used in a circuit as shown in Figure 15.

The NPN transistor is a BD139 and its PNP complement is a BD140. These are power transistors which are capable of maximum collector currents of $1,5 \mathrm{~A}$ and 2 A respectively. Both these transistors can handle transition frequencies up to 160 MHz . Concerning the collector-emitter voltages, both can handle up to 80 V . For more information on these two transistors, see Annexure K.


Figure 15 Buffer Mosfet driver circuit

Although these transistors are more than capable of supplying the necessary voltage and current to the Mosfet, the voltage drops too much on the gate of the Mosfet, so that it is too low to drive the Mosfet as a switch. The square wave output to the Mosfet's gate input is deformed to such an extent that the operating frequency generated by the CD40106BC is affected.

### 3.1.1.2 Dedicated Mosfet driver ICs

There are several of these Mosfet driver ICs available on the market. To mention a few:

- EL7182C: Two phase, high speed driver
- EL7457C: 40 MHz Non-inverting quad CMOS driver
- ICL7667: Dual Mosfet driver
- IR2125: Current limiting single channel driver
- IR4426: Dual low side driver
- MC34151: High speed dual Mosfet driver
- TC4421:9 A high-speed Mosfet driver

Experiments were conducted on: IR2125, MC34151 and TC4421.


Figure 16 Typical connection diagram for IR2125 (International Rectifier, 2004:1)

## IR2125: Current limiting single channel driver

This is a gate driver with a gate supply range of 12 V to 18 V . The output current is between one and two amperes. The datasheet in Annexure L give more information. Figure 16 gives the typical connection diagram, but the connection done for the Class E amplifier is somewhat different, because a Mosfet is used. This driver did not manage to drive the IRFP250 Mosfet successfully. A possibile reason could be that the impedance matching between the driver and Mosfet is problematic.

## MC34151: High speed dual Mosfet driver

This driver has the following advantageous specifications stated in the datasheet (see Annexure M):

- Two independent channels with 1,5 A totem pole output each. See Figure 17 for pin connections.


Figure 17 MC34151 pin connections
(On Semiconductor, 2004:1)

- Output rise and fall times of 15 ns with 1000 pF load
- Efficient high frequency operation.

From the above it can be seen that the speed and current supply to the Mosfet is sufficient. According to the graphs in the datasheet, an operating frequency of 2.9 MHz can easily be obtained. For this Class E application we need only $1,8 \mathrm{MHz}$.

Since it is a cheap option of only R19, it was tried without success.

## TC4421: 9 A high-speed Mosfet driver

This driver has the following advantageous features:

- High peak output current of 9 A.
- Continuous output current of 2 A .
- Fast rise and fall times of 30 ns for 4700 pF
- Low output impedance.
- It can handle more than 1 A inductive current forced back into its outputs.
- All terminals are fully protected against up to 4 kV of electrostatic discharge.


Figure 18 Pin configuration for TC4421
(Telcom Semiconductor, Inc, 1996:4-231)


Figure 19 TC4421 current graphs (Telcom Semiconductor, Inc, 1996:4-235)

The datasheet in Annexure C provides the pin configuration for Figure 18. This IC is successful in driving the IRFP250 Mosfet. The VCO configuration of the HCF4046BE is used to drive the input on pin two.

For the initial connection, the supply voltage used, was $13,8 \mathrm{~V}$ which was the same as the supply to the Class E amplifier circuit. The TC4421 IC reached very high working
temperatures so that it was only possible to use it for very short periods. The first TC4421 was lost due to overheating which lead to an in depth look into the characteristics of the TC4421.

Since heat is the problem with the usage of the TC4421, the graphs depicting the current will be discussed (Figure 19). From these graphs it is clear that the following factors influence the supply current:

- The higher the capacitive load (Mosfet gate input capacitance) the higher the supply current.
- When the operating frequency is increased, the supply current increases as well.
- A lower supply voltage to the TC4421 will reduce the supply current.

Of the three above mentioned influences, two can be changed:

- The capacitive load can be reduced by using another Mosfet with a lower input capacitance.
- A voltage regulator can be used to supply the TC4421 with a supply voltage lower than that of the rest of the circuit.

The Supply Current versus Capacitive Load graph for a 6 V supply voltage (Figure 19) indicates that the needed $1,8 \mathrm{MHz}$ at 2800 pF just makes the specification.

### 3.1.2 The switching Mosfet

The various options for switches for Class E amplifiers were researched by Pienaar (2002:78-85). The Mosfet was chosen as a switch for the following reasons:

- The output capacitance of the Mosfet can be used by the Class E amplifier
characteristics.
- Mosfets are low in price and readily available.
- In an application of a switch, it has no gain-bandwidth product.

The Mosfet used in the Class E amplifier is an important part of the design since it has an effect on the calculations seen in chapter two and changes the effective voltage as seen in equations (18) and (19). An important element for Class E amplification is the shunt capacitor Cl of Figure 8. The switch's internal output capacitance, Ci in Figure 8 , will also have a parallel effect on this capacitor.

The commonly available IRFP250 Mosfet was used for the initial tests. A Mosfet with lower input capacitance is needed to control the heat problem when used with the TC4421 Mosfet driver. The Mosfet chosen was the IRF540N. This Mosfet has a lower input capacitance of 1400 pF , although it still has good specifications for the Class E amplifier (these specifications and more are available in Annexure D). Table 4 compares the specifications found in the datasheets of IRFP250 to the IRF540N Mosfets.

Table 4 IRFP250 versus IRF540N

| Characteristic | IRFP250 | IRF540N |
| :--- | :---: | :---: |
| Drain to source breakdown voltage | 200 V | 100 V |
| Static drain to source on resistance | $0,085 \mathrm{Ohm}$ | $0,052 \mathrm{Ohm}$ |
| Maximum drain current | 30 A | 33 A |
| Maximum operating temperature | $175^{\circ} \mathrm{C}$ | $175^{\circ} \mathrm{C}$ |
| Switching | fast | fast |
| Fully avalanche rated | yes | yes |
| Input capacitance | 2800 pF | 1400 pF |
| Output capacitance | 780 pF | 330 pF |

Thus, for an input capacitance of 1400 pF and a 6 V supply voltage to the TC4421, the supply current to the TC4421 is reduced to only 40 mA (Figure 19).

Additionally, a heatsink can be added to the TC4421 to further control the heat.

### 3.2 Design of the Class E rf amplifier

The purpose of this research project is to design and build an amplitude modulated, low power, Class E transmitter, in the Radio Amateur frequency range. The frequency chosen as such is $1,8 \mathrm{MHz}$.

The power for Class E transmitters relies very much on the DC supply as seen in equation (9). In order to keep the focus on AM and Class E , a readily available supply voltage of $12-13,8 \mathrm{~V}$, will be used. This will result in an optimum power output of 2.198 W using equation (9).

Since the research is done for the use by commercial broadcasters and radio amateurs, the design will be a standard 50 ohm load resistance.

A practical $Q$ factor of five will be chosen for the design. Since this will allow harmonic currents through to the load, an additional filter to the load will be designed to cater for these unwanted frequencies.

The switch which will be used is an IRF540N with an internal capacitance ( Ci in Figure 8) of 330 pF (see the datasheet in Annexure D).

### 3.2.1 Calculation of component values

The formulae discussed in section 2.3 .2 will be used to calculate the various elements of the Class E amplifier (Figure 8).

- The power output, using equation (9) is:

$$
\begin{aligned}
P_{o} & =0,577 \frac{V_{c c^{2}}}{R} \\
& =0,577 \frac{13,8^{2}}{50} \\
& =2,198 \mathrm{~W}
\end{aligned}
$$

- Input current, using equation (10) is:

$$
\begin{aligned}
I_{d c} & =\frac{V_{c \mathcal{C}}}{1,734 R} \\
& =\frac{13.8}{1,734 \times 50} \\
& =0,159 \mathrm{~A}
\end{aligned}
$$

- Peak voltage over capacitor $C$ using equation (11) is:

$$
\begin{aligned}
V_{c} & =3,56 V_{c c} \\
& =49,128 \mathrm{~V}
\end{aligned}
$$

- Peak current through the switch, using equation (12) is:

$$
\begin{aligned}
I_{S} & =2,86 I_{d c} \\
& =2,86 \times 0,159 \\
& =0,455 \mathrm{~A}
\end{aligned}
$$

- Susceptance of the shunt capacitor $C$ for a $Q<\infty$, using equation (17) is:

$$
\begin{aligned}
B & =\frac{0,1836}{R}\left(1+\frac{0,81 Q}{Q^{2}+4}\right) \\
& =\frac{0,1836}{50}\left(1+\frac{0,81 \times 5}{5^{2}+4}\right) \\
& =4,185 \mathrm{mS}
\end{aligned}
$$

$$
\begin{aligned}
X_{c} & =\frac{1}{B} \\
& =\frac{1}{4,185 \times 10^{-3}} \\
& =238,959 \mathrm{Ohm} \\
C & =\frac{1}{2 \pi X_{c}} \\
& =\frac{1}{2 \pi 1,8 \times 10^{6} \times 238,959} \\
& =370,019 \mathrm{pF}
\end{aligned}
$$

$C 1$ in Figure 8 is the difference between $C$ in Figure 10 and $C i$ in Figure 8:

$$
\begin{aligned}
C 1 & =C-C i \\
& =370,019 \times 10^{-12}-330 \times 10^{-12} \\
& =40,019 \mathrm{pF}
\end{aligned}
$$

- Calculation of the inductor Lo (Figure 8) involves the use of equation (16) to determine $X_{L D}$ (the reactance of the detune inductor) which in turn requires the calculation of $X_{L}$ from the ideally tuned circuit (Figure 10) by the use of equation (14):

$$
\begin{aligned}
X_{L D} & =\frac{1,110 Q}{Q-0,67} R \\
& =\frac{1,11 \times 5}{5-0,67} 50 \\
& =64,088 \mathrm{Ohm}
\end{aligned}
$$

$$
\begin{aligned}
\omega L & =Q R \\
X_{L} & =Q R \\
& =5 \times 50 \\
& =250 \mathrm{Ohm}
\end{aligned}
$$

$X_{L o}$ can be calculated as the sum of $X_{L}$ and $X_{L D}$

$$
\begin{aligned}
X_{L o} & =X_{L}+X_{L D} \\
& =250+64,088 \\
& =314,088 \mathrm{Ohm} \\
L_{O} & =\frac{X_{L O}}{2 \pi f} \\
& =\frac{314,088}{2 \pi 1,8 \times 10^{6}} \\
& =27,771 \mathrm{mH}
\end{aligned}
$$

- $\quad$ Co can be calculated from equation (15):

$$
\begin{aligned}
& Q=\frac{1}{\omega C_{O} R} \\
& \begin{aligned}
C_{O} & =\frac{1}{Q \omega R} \\
& =\frac{1}{5 \times 2 \pi 1,8 \times 10^{6} \times 50} \\
& =353,678 \mathrm{pF}
\end{aligned}
\end{aligned}
$$

- The value of $R F C$ according to equation (22) is:

$$
\begin{aligned}
X_{R F C} & =10 R \\
& =10 \times 50 \\
& =250 \mathrm{Ohm} \\
R F C & =\frac{X_{R F C}}{2 \pi f} \\
& =\frac{500}{2 \pi 1,8 \times 10^{6}} \\
& =44,210 \mathrm{mH}
\end{aligned}
$$

A summary of the Class E amplifier's characteristics for the preceding calculations is given in Table 5. The calculated results are given in Table 6.

Table 5 Class E amplifier design characteristics

| Characteristic | Symbol | Value |
| :--- | :---: | :---: |
| Operating frequency | $f_{c}$ | $1,8 \mathrm{MHz}$ |
| DC voltage | $V_{d c}$ | $13,8 \mathrm{~V}$ |
| Load resistance | $R$ | 50 Ohm |
| Q factor | $Q$ | 5 |
| Mosfet internal capacitance | $C i$ | 330 pF |

Note that the internal capacitance of the Mosfet as indicated in Figure 8, is also known as the output capacitance of the Mosfet, as it is expressed on the IRF540N Mosfet's datasheet.

A new circuit can be created by using the characteristics in Table 5 and the calculated results in Table 6 . This circuit of the Class E amplifier is shown in Figure 20.


Figure 20 Class E amplifier with designed component values

Table 6 Calculated results for the Class E design

| Element | Symbol | Value |
| :--- | :---: | :---: |
| Power output | $P_{o}$ | $2,198 \mathrm{~W}$ |
| Peak voltage over C | $V_{c}$ | $49,128 \mathrm{~V}$ |
| Input current | $I_{d c}$ | $0,159 \mathrm{~A}$ |
| Peak current through switch | $I_{S}$ | $0,455 \mathrm{~A}$ |
| Parallel capacitor | $C l$ | $40,019 \mathrm{pF}$ |
| Series tuned inductor | $L o$ | $27,771 \mathrm{uH}$ |
| Series tuned capacitor | $C o$ | $353,678 \mathrm{pF}$ |
| RF choke | $R F C$ | $44,210 \mathrm{uH}$ |

### 3.2.2 Concrete component values

For these values to be used on a printed circuit board (PCB) the actual values and component sizes of the components in Figure 20 have to be determined.

### 3.2.2.1 Vcc voltage supply

This is a $13,8 \mathrm{~V}$ direct current voltage supply. This will not form part of the circuit, but will be an external supply. For testing purposes a variable supply will be used that makes it possible to set it exactly to $13,8 \mathrm{~V}$.

### 3.2.2.2 Carrier generator

As discussed in sections 3.1.1 and 3.1.2 the TC4421 Mosfet driver will be used. The HCF4046BE will be used as a VCO to generate the square wave at $1,8 \mathrm{MHz}$ for the TC4421. The final circuit configuration, as prepared with the Eagle 4.09 software package, can be seen in Figure 21. The additional components were derived from the


Figure 21 Carrier generator circuit configuration
guidelines in the datasheets in Annexures B and C.

A voltage regulator is connected to the main circuit supply which feeds the Class E amplifier. This is a low voltage regulator, 8 V , to keep the current in the TC4421 manageable.

The HCF4046BE (VCO) supply connection (pin 16) is connected to the voltage regulator output, while ground is connected to pins eight (the ground connection), three, five, 14 and 15. The additional connections to ground are unused pins and are connected for added stability. The parallel resistance of R1 and R2 results in 9 kOhm and is connected to pin 11, which, together with C 8 with a value of 27 pF over pins six and seven, give a range of more than 2 MHz . This frequency can be tuned to the desired
value by using R3, which is a variable resistor used as a voltage divider. The resultant voltage is connected to pin nine (Figure 13).

The output of the VCO is directly connected to the TC4421 Mosfet driver. The supply voltage is commonly connected to pins one and eight, while ground is connected to four and five. All these dual points are connected for stability. Three capacitors of $0,1 \mathrm{uF}$ are added for stability between ground and supply at pins one and four, five and eight and general supply and ground. Pin six and seven should also be combined as the output. C7, a 10000 pF capacitor, is added for a smoother output driving square wave.

### 3.2.2.3 Radio frequency choke

According to equation (22) the reactance of the $R F C$ shown in Figure 20, should be 10 times the load resistance, which results in an inductance of $44,210 \mathrm{uH}$.

Krauss et al. (1980:127) charted a rough guide for coil inductance versus resonant frequencies of the capacitive effect between turns in a coil. In this chart $1,8 \mathrm{MHz}$ will resonate with an inductance between 600 uH and 4 mH . The use of frequencies above this resonant frequency should be prevented because the impedance will become capacitive.

The $R F C$ should not be capacitive. The design of the $R F C$ will be covered under the section on modulation because it forms part of a transformer for modulation purposes.

### 3.2.2.4 Mosfet

The Mosfet chosen was the RF540N with a TO-220 casing on which it is easy to attach a heatsink. Although during normal operation the IRF540N will not produce heat, the heatsink is a built in safety aspect in case the carrier generator goes faulty.

### 3.2.2.5 Capacitors

The peak voltage over the shunt capacitor, Cl in Figure 20, is $49,128 \mathrm{~V}$ with a calculated capacitance of $40,019 \mathrm{pF}$ (Table 6). However a voltage rating of 100 V and a value of 39 pF were used for $C l$ since the values are close enough.

For the series tuned capacitor, $C o$, a value of $353,678 \mathrm{pF}$ was calculated. To obtain a value close to this, the following capacitors will be used in parallel: $0,18 \mathrm{nF}, 0,1 \mathrm{nF}$, 68 pF and 10 pF . This will result in an actual value of 358 pF .

Another option is to install a $0,330 \mathrm{nF}$ capacitor with a 50 pF variable capacitor. This can be tuned to $353,678 \mathrm{pF}$ or it can be tuned according to performance to make up for the deviation in value of the series coil and other effects. To calculate the voltage rating, Hughes (1987:194) gives the equation:

$$
\begin{equation*}
Q=\frac{\text { voltage across } L \text { or } C}{\text { Supply voltage }} \tag{23}
\end{equation*}
$$

votage across $C=5 \times 13,8$
$=69 \mathrm{~V}$

Thus, a voltage rating of 100 V for the capacitors used for $C o$ should be chosen.

### 3.2.2.6 Inductor Lo

Such coils are not commercially available. Each coil has to be hand made to obtain the required designed inductance. Calculation of the approximate inductance of a singlelayer air-core coil can be done using equation (24) (Johns, 1997:6):

$$
\begin{equation*}
L=\frac{d^{2} n^{2}}{18 d+40 l} \tag{24}
\end{equation*}
$$

The definition and units of the symbols in equation (24) are given in Table 7.

Table 7 Defining equation (24)

| Symbol | Definition | Unit |
| :---: | :--- | :--- |
| $L$ | inductance of the coil | micro-Henry |
| $d$ | coil diameter (wire centre to wire centre) | inches |
| $l$ | coil length | inches |
| $n$ | number of turns | - |

The inductance needed for $L o$ is $27,77 \mathrm{uH}$. If we use a diameter of $2,032 \mathrm{~cm}(0,8 \mathrm{inch})$ for the coil and we make it $5,08 \mathrm{~cm}$ ( 2 inch) long then we can calculate the number of turns from equation (24).

$$
\begin{aligned}
L & =\frac{d^{2} n^{2}}{18 d+40 l} \\
27,77 & =\frac{0,8^{2} n^{2}}{18 \times 0,8+40 \times 2} \\
n & =64 \text { turns }
\end{aligned}
$$

In this case wire with $0,65 \mathrm{~mm}$ in diameter should be used. The 64 turns will result in a length of $41,6 \mathrm{~mm}$ without spaces between the windings. The coil must be $50,8 \mathrm{~mm}$ long, which means the remainder of the length, $9,2 \mathrm{~mm}$ should be equally distributed among the 64 turns.

Achieving even distribution of the gaps can sometimes be troublesome. To eliminate these spaces, a new equation (25) can be derived. This equation can give the length of the coil in terms of the thickness of the wire. If the thickness of the wire, $w$, is given in millimetres then the new equation (25) can be represented as:

$$
\begin{equation*}
L=\frac{d^{2} n^{2}}{18 d+40 \frac{w}{25,4} n} \mathrm{uH} \tag{25}
\end{equation*}
$$

Using the same values as before, which was an inductance of $27,77 \mathrm{uH}$, a diameter for
the coil of 0,8 inches and wire with a diameter of $0,65 \mathrm{~mm}$ then equation (25) can be simplified to:

$$
\begin{aligned}
d^{2} n^{2}-1,575 w n L-18 d L & =0 \\
0,64 n^{2}-28,426 n-399,888 & =0 \\
\therefore n & =55.644 \\
& \approx 56 \text { turns }
\end{aligned}
$$

This result in a coil length of 56 times 0,65 , which is $36,4 \mathrm{~mm}$. Thus, the final choice of the $L o$ inductor will have the following characteristics:

- Approximately 20 mm in diameter
- Air wound coil
- $0,65 \mathrm{~mm}$ diameter wire
- $27,77 \mathrm{uH}$
- 56 turns without space between the turns
- $\quad$ Resultant length of $36,4 \mathrm{~mm}$


### 3.2.2.7 Load $R$

The load in practice must be a 50 ohm antenna. For testing purposes it will either be a 50 ohm input port on a communications analyser or a 50 ohm dummy load.

The load voltage can be calculated from equation (8):

$$
\begin{aligned}
\text { Vom } & =1,074 \mathrm{Vcc} \\
& =1,074 \times 13.8 \\
& =14,821 \mathrm{~V}
\end{aligned}
$$

Since the output current and voltage are in phase the peak load current can be calculated as:

$$
\begin{aligned}
\text { Iom } & =\frac{V_{o m}}{R} \\
& =\frac{14,82}{50} \\
& =296,4 \mathrm{~mA}
\end{aligned}
$$

### 3.3 Harmonic filter

The $Q$ factor of the Lo-Co series resonant circuit in Figure 20 has a designed $Q$ factor of five. For practical reasons the $Q$ factor is chosen to be between three and ten as noted by Krauss et al. (1980:452) and explained in section 2.3.2.3. If the $Q$ had an infinite high value, no harmonic currents will flow past Lo-Co. In this design it is not the case. To prevent these harmonic currents from reaching the load, a low pass harmonic filter has to be included between the Lo-Co series resonant circuit and the load. The filter must pass the $1,8 \mathrm{MHz}$ carrier frequency to the load and filter out the resultant harmonic frequencies.

Williams and Taylor (1995:2.1) state that frequency response is the most common specified requirement to characterize a filter's performance. The major categories of low pass filter responses are:

- Butterworth
- Chebyshev
- Linear phase
- Transitional
- Synchronously tuned
- Elliptic-function

With the exception of the elliptic-function family, these responses are all normalized to a three decibel $(\mathrm{dB})$ cutoff of $1 \mathrm{rad} / \mathrm{s}$. These are all-pole networks. There are three very important aspects when designing filters, namely:

- $\quad$ Frequency scaling factor (FSF)
- $\quad$ Steepness factor $\left(A_{S}\right)$
- Low pass normalization

Williams and Taylor (1995:2.2) give the definition for the FSF:

$$
\begin{align*}
F S F & =\frac{\text { desired reference frequency }}{\text { existing reference frequency }} \\
& =\frac{2 \pi f \mathrm{rad} / \mathrm{s}}{1 \mathrm{rad} / \mathrm{s}} \tag{26}
\end{align*}
$$

Scaling of frequency and impedance is normally performed in one combined step rather than being performed sequentially. The denormalized values are then given by (Williams \& Taylor, 1995:2.5):

$$
\begin{align*}
R^{\prime} & =R \times Z  \tag{27}\\
L^{\prime} & =\frac{L \times Z}{F S F}  \tag{28}\\
C^{\prime} & =\frac{C}{F S F \times Z} \tag{29}
\end{align*}
$$

The first step according to Williams and Taylor (1995:2.5) in selecting a normalized design is to convert the requirement into a steepness factor, using equation (30):

$$
\begin{equation*}
A_{S}=\frac{f s}{f c} \tag{30}
\end{equation*}
$$

where $f s$ is the frequency which has the minimum required stopband attenuation and $f c$ is the limiting frequency of the cutoff of the passband, usually the 3 dB point.

### 3.3.1 All-pole networks

The All-pole networks were the first trial for a low pass filter. The operating frequency was $1,8 \mathrm{MHz}$ which gave a first harmonic of $3,6 \mathrm{MHz}$. The design for the filter will be for the attenuation at $3,6 \mathrm{MHz}$, although further down the spectrum, the attenuation will
increase to infinite rejection at the extremes of the stopband (Williams \& Taylor, 1995:2.71). For the $3 \mathrm{~dB}, 1 \mathrm{rad} / \mathrm{s}$ point, a frequency of 2 MHz was chosen to achieve a low attenuation at $1,8 \mathrm{MHz}$. The circuit is designed for a 50 ohm load, thus the impedance into and from the filter should be 50 ohm. To summarize the requirements:

- $\quad L C$ low pass filter
- $\quad 3 \mathrm{~dB}$ at 2 MHz
- $\quad 30 \mathrm{~dB}$ at $3,6 \mathrm{MHz}$
- $\quad$ Source impedance $\left(R_{S}\right)=$ load impedance $\left(R_{L}\right)=50 \mathrm{Ohm}$
- $A_{S}=$ ?
- $\quad(F S F)=$ ?

The reason for limiting the design to 30 dB attenuation was to keep the filter simple for the initial test. From equation (30) we can calculate the steepness factor:

$$
\begin{aligned}
A_{S} & =\frac{f_{S}}{f_{C}} \\
& =\frac{3,6}{2} \\
& =1,8
\end{aligned}
$$

and from equation (26) we have $F S F$ as:

$$
\begin{aligned}
F S F & =\frac{2 \pi f \mathrm{rad} / \mathrm{s}}{1 \mathrm{rad} / \mathrm{s}} \\
& =2 \pi 2,4 \times 10^{6} \\
& =1,508 \times 10^{7}
\end{aligned}
$$

The attenuation characteristics of Butterworth and Chebyshev filters, provided by Williams and Taylor (1995:2.37 \& 2.46) are listed in Annexure E for comparison. For a steepness factor of 1,8 , the Butterworth filter will be of the seventh order, while for the Chebyshev filter with $0,1 \mathrm{~dB}$ ripple, it will be of the fifth order.

Since the building of the fifth order filter is less complicated, that will be the choice. The normalized filter can be obtained by using the table for $0,1 \mathrm{~dB}$ Chebyshev $L C$ element values from Williams and Taylor (1995:11.27-11.28). The corresponding circuit is shown in Figure 22 and the normalized values are given in Table 8.

Table 8 Normalized values (Williams and Taylor, 1995:11.28)

| Element | Value |
| :---: | :---: |
| $R S$ | 1 Ohm |
| $C 1$ | $1,3013 \mathrm{~F}$ |
| $L 2$ | $1,5559 \mathrm{H}$ |
| $C 3$ | $2,2411 \mathrm{~F}$ |
| $L 4$ | $1,5559 \mathrm{H}$ |
| $C 5$ | $1,3013 \mathrm{~F}$ |
| $R L$ | 1 Ohm |

With the information gathered, using equations (27), (28) and (29) the denormalized values can be calculated:

$$
\begin{aligned}
R^{\prime} S & =R \times Z \\
& =1 \times 50 \\
& =50 \mathrm{Ohm} \\
& =R^{\prime} L \\
C^{\prime} 1 & =\frac{C 1}{F S F \times Z} \\
& =\frac{1,3013}{1,257 \times 10^{7} \times 50} \\
& =2,071 \mathrm{nF} \\
& =C 5
\end{aligned}
$$



Figure 22 Normalized Chebyshev filter

$$
\begin{aligned}
C^{\prime} 3 & =\frac{C 3}{F S F \times Z} \\
& =\frac{2,2411}{1,257 \times 10^{7} \times 50} \\
& =3,567 \mathrm{nF} \\
L^{\prime} 2 & =\frac{L 2 \times Z}{F S F} \\
& =\frac{1,5559 \times 50}{1,257 \times 10^{7}} \\
& =6,191 \mu \mathrm{H} \\
& =L^{\prime} 4
\end{aligned}
$$

With these actual calculated component values, the resultant denormalized Chebyshev filter circuit is presented in Figure 23.

When this filter was tested on the bench, it only gave 10 dB attenuation at $3,6 \mathrm{MHz}$, instead of the designed 30 dB attenuation. This shows this type of filter will need a very


Figure 23 Denormalized Chebyshev filter
high order for the attainment of the desired 60 dB attenuation at the $3,6 \mathrm{MHz}$ harmonic. According to the graphs given by Williams and Taylor (1995:2.37) the Butterworth filter will be more than a tenth order, which is not catered for. The Chebyshev filter would require at least an eighth order filter (Williams and Taylor, 1995:2.46), provided the filter behaves according to the design.

### 3.3.2 Elliptic-function filter

These filters are not part of the all-pole network filters. Elliptic-function filters have zeros as well as poles at finite frequencies. Finite transmission zeros in the stopband reduce the transition region so that extremely sharp roll-off characteristics can be obtained. The introduction of these transmission zeros allows the steepest rate of descent theoretically possible for a given number of poles (Williams and Taylor, 1995:2.71).

The response in the passband is similar to that of Chebyshev filters except that the attenuation at $1 \mathrm{rad} / \mathrm{s}$ is equal to the passband ripple instead of 3 dB . Improved performance is obtained at the expense of return lobes in the stopband. Elliptic-function filters are more complex than all-pole networks. There are a few definitions which are needed when designing an Elliptic-function filter. These are explained in Figure 24 by the use of a low pass filter, and definitions are given in Table 9.

The requirements for designing an Elliptic-function filter are as follows:

- $\quad L C$ low pass filter
- $\quad R_{d B}$ (zero to 2 MHz ) $=0,25 \mathrm{~dB}$
- $A \min =75 \mathrm{~dB} @ 3.6 \mathrm{MHz}$ and above
- $R_{S}=R_{L}=50 \mathrm{Ohm}$

Table 9 Elliptic-function filter definitions

| Element | $\quad$ Definition |
| :---: | :--- |
| $R_{d B}$ | passband ripple |
| $A \min$ | minimum stopband attenuation in decibels |
| $\Omega_{s}$ | lowest stopband frequency at which Amin occurs |
| $\theta$ | modular angle which describes the sharpness of the roll-off, thus the <br> sharper, the less bandwidth is used to obtain Amin <br> $\Omega_{4,6,2}$ |
| branch resonant frequencies which correspond to the transmission <br> zeros |  |



Figure 24 Normalized Elliptic-function low pass response (Williams \& Taylor, 1995:3.3)

The low pass steepness factor can be calculated from equation (30):

$$
\begin{aligned}
A_{S} & =\frac{f_{S}}{f_{C}} \\
& =\frac{3,6}{2} \\
& =1,8
\end{aligned}
$$

Using Table 10, which is adopted from Williams and Taylor (1995:2.77), a ripple factor of equal or less than $0,25 \mathrm{~dB}$ represents a reflection coefficient $(\rho)$ of 20 percent. This table also includes the voltage standing wave ratio $(V S W R)$ and the return $\operatorname{loss} A_{\rho}$ of the filter's input impedance and the load or source. Thus a reflection coefficient of 20 percent will result in a return loss of $13,9 \mathrm{~dB}$.

Table $10 \rho$ versus $\boldsymbol{R}_{a B}$

| $\boldsymbol{\rho}$ | $\boldsymbol{R}_{\boldsymbol{A} \boldsymbol{B}}$ | $\boldsymbol{V S W R}$ | $\boldsymbol{A}_{\boldsymbol{\rho}}$ | ripple factor |
| :---: | :---: | :---: | :---: | :---: |
| $10 \%$ | 0,04365 | 1,2222 | $20,0 \mathrm{~dB}$ | 0,1005 |
| $15 \%$ | 0,09883 | 1,3529 | $16,5 \mathrm{~dB}$ | 0,1517 |
| $20 \%$ | 0,1773 | 1,5000 | $13,9 \mathrm{~dB}$ | 0,2041 |
| $25 \%$ | 0,2803 | 1,6667 | $11,7 \mathrm{~dB}$ | 0,2582 |
| $50 \%$ | 1,249 | 3,0000 | $4,78 \mathrm{~dB}$ | 0,5774 |

Figure 25 plots $A \min +A_{\rho}$ versus $\Omega s$. This is used to determine the order (n) needed for the filter.

Calculation of $A$ min $+A_{\rho}$ for use in the graph in Figure 25 gives:

$$
\begin{aligned}
A_{\text {min }}+A_{\rho} & =75+13,9 \\
& =88,9 \mathrm{~dB}
\end{aligned}
$$

The steepness factor $A s=1,8=\Omega s$. When using these values for $\Omega s$ and $A \min +A_{\rho}$ an Elliptic-function filter of the seventh order is needed. The sharpenss is defined by $\theta$. This is illustrated in Annexure F.

The values of the Elliptic-function $L C$ element values for the seventh order filter with a 20 percent reflection coefficient and using equal terminations, determined from the table and graph in Annexure F, that will be used in this study are listed in Table 11.

Table 11 Elliptic-function element values
(Williams and Taylor, 1995:11.90)

| $\boldsymbol{\theta}$ | $\boldsymbol{\Omega}$ | $\boldsymbol{A m i n}$ | $\boldsymbol{C 1}$ | $\boldsymbol{C} \mathbf{2}$ | $\boldsymbol{L 2}$ | $\boldsymbol{\Omega}_{2}$ | $\boldsymbol{C 3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 34 | 1,788292 | 88,3 | 1,292 | 0,0511 | 1,335 | 3,829016 | 2,002 |
| $\boldsymbol{C 4}$ | $\boldsymbol{L 4}$ | $\boldsymbol{\Omega}_{4}$ | $\boldsymbol{C 5}$ | $\boldsymbol{C 6}$ | $\boldsymbol{L 6}$ | $\boldsymbol{\Omega}_{6}$ | $\boldsymbol{C 7}$ |
| 0,2404 | 1,247 | 1,826511 | 1,916 | 0,1702 | 1,204 | 2,209625 | 1,184 |

The normalized seventh order, 20 percent reflection coefficient low pass filter can be seen in Figure 26.


Figure 25 Curves estimating the order of Elliptic-function filters (Williams and Taylor, 1995:2-80)


Figure 26 Normalized low pass filter for Table 11

To denormalize the filter we use the $R S=R L=50 \mathrm{Ohm}$. The $F S F$ can be calculated from equation (26):

$$
\begin{aligned}
F S F & =\frac{2 \pi f \mathrm{rad} / \mathrm{s}}{1 \mathrm{rad} / \mathrm{s}} \\
& =2 \pi 2 \times 10^{6} \\
& =1,257 \times 10^{7}
\end{aligned}
$$

Form equation (29) the capacitor values can be determined:

$$
\begin{aligned}
C^{\prime} 1 & =\frac{C 1}{F S F \times Z} \\
& =\frac{1,292}{1,257 \times 10^{7} \times 50} \\
& =2,056 \mathrm{nF} \\
C^{\prime} 2 & =81,328 \mathrm{pF} \\
C^{\prime} 3 & =3,186 \mathrm{nF} \\
C^{\prime} 4 & =382,608 \mathrm{pF} \\
C^{\prime} 5 & =3,049 \mathrm{nF} \\
C^{\prime \prime} 6 & =270,882 \mathrm{pF} \\
C^{\prime} 7 & =1,884 \mathrm{nF}
\end{aligned}
$$

and from equation (28) the inductor values can be determined as follows:

$$
\begin{aligned}
L^{\prime} 2 & =\frac{L 2 \times Z}{F S F} \\
& =\frac{1,335 \times 50}{1,257 \times 10^{7}} \\
& =5,312 \mathrm{uH} \\
L^{\prime} 4 & =4,962 \mathrm{uH} \\
L^{\prime} 6 & =4,793 \mathrm{uH}
\end{aligned}
$$

The resonant frequencies of each parallel tuned circuit can be calculated by multiplying the design cut off frequency by $\Omega 2, \Omega 4$ and $\Omega 6$. This gives:

$$
\begin{aligned}
f 2 & =f_{\mathcal{C}} \times \Omega 2 \\
& =2 \times 10^{6} \times 3,829016 \\
& =7,658 \mathrm{MHz} \\
f 4 & =3,653 \mathrm{MHz} \\
f 6 & =4,419 \mathrm{MHz}
\end{aligned}
$$

The resultant denormalized filter is given in Figure 27. The final stage of the filter design is to calculate the actual values which will be used for the physical components. Firstly the inductors' specifications were calculated so that it could be turned. Secondly the capacitor values and ratings were calculated before the capacitors were purchased.

## Inductors

As stated in section 3.2.2.6 the coils are hand made. For these coils the following characteristics were used:

- Air wound coil
- $d=1,1 \mathrm{~cm} \approx 0,44^{\prime \prime}$
- $\quad 1 \mathrm{~mm}$ diameter wire
- No spaces between windings


Figure 27 Denormalized Elliptic-function filter

Equation (25) was used to calculate the number of turns for these coils:

$$
\begin{aligned}
& L_{2}=\frac{d^{2} n_{2}^{2}}{18 d+40 \frac{w}{25,4} n_{2}} \\
& d^{2} n_{2}^{2}-1,575 w n_{2} L_{2}-18 d L=0 \\
& n_{2}^{2}-1,575 \frac{L_{2} n_{2}}{0,44^{2}}-18 \frac{L_{2}}{0,44}=0 \\
& n_{2}^{2}-1,575 \frac{5,312 \times 10^{-6} n_{2}}{0,44^{2}}-18 \frac{5,312 \times 10^{-6}}{0,44}=0 \\
& n_{2}=47,764 \text { turns } \\
& n_{4}=44,890 \text { turns } \\
& n_{6}=43,500 \text { turns }
\end{aligned}
$$

These turns were rounded off to 48,45 and 44 respectively. The length of the coil is calculated by multiplying with the diameter of the wire, which is 1 mm . Thus, the coil lengths will be $48 \mathrm{~mm}, 45 \mathrm{~mm}$ and 44 mm respectively. Table 12 summarizes the actual coil information which were used for the filter.

Table 12 Summarizing the filter coil information

| Coil | $\boldsymbol{L}$ | $\boldsymbol{n}$ | $\boldsymbol{l}$ | $\boldsymbol{w}$ | $\boldsymbol{d}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $L 1$ | $5,312 \mathrm{uH}$ | 48 | 48 mm | 1 mm | 11 mm |
| $L 2$ | $4,962 \mathrm{uH}$ | 45 | 45 mm | 1 mm | 11 mm |
| $L 3$ | $4,793 \mathrm{uH}$ | 44 | 44 mm | 1 mm | 11 mm |

## Capacitors

From equation (8) the output voltage was calculated:

$$
\begin{aligned}
\text { Vom } & =1,074 \mathrm{Vcc} \\
& =1,074 \times 13.8 \\
& =14,821 \mathrm{~V}
\end{aligned}
$$

The output voltage is supplied to the filter, but resonance is present in the filter, thus 63 V should be sufficient to cater for these resonant voltage peaks.

The closest actual capacitor values are given in Table 13 as well as the respective voltage ratings.

### 3.4 Class E simulation

Simulations were conducted on the Class E amplifier design that was presented in sections 3.1 to 3.3. This portion was simulated independently before the modulation process was designed for the circuit. These simulations were aimed at proving the design to a certain extent to give reassurance that the design would behave satisfactorily.

The following simulations were done:

- Class E rf amplifier.
- Class E rf amplifier including the harmonic filter.

Table 13 Actual capacitor values

| Capacitor | Value | Actual value | Voltage rating |
| :---: | :---: | :---: | :---: |
| $C l$ | $2,056 \mathrm{nF}$ | 2 nF | 63 V |
| $C 2$ | $81,328 \mathrm{pF}$ | 82 pF | 63 V |
| $C 3$ | $3,186 \mathrm{nF}$ | 3 nF | 63 V |
| $C 4$ | $382,608 \mathrm{pF}$ | 390 pF | 63 V |
| $C 5$ | $3,049 \mathrm{nF}$ | 3 nF | 63 V |
| $C 6$ | $270,882 \mathrm{pF}$ | 270 pF | 63 V |
| $C 7$ | $1,884 \mathrm{nF}$ | $1,8 \mathrm{nF}$ | 63 V |

The software simulation package that was used throughout the simulation process was Simetrix 4.1. Since the VCO and Mosfet driver are integrated circuits, these were not part of the simulation, however, the function of the carrier generator was simulated by a voltage generator in Simetrix.

### 3.4.1 Class E rf amplifier

The circuit as simulated in Simetrix can be seen in Figure 28. As stated in the next section, section 3.5 , the modulation is implemented by the use of a transformer. Thus a transformer, of which the primary winding inductance is equal to that of the calculated $R F C$, was used. The high value resistor, $R 2$ is to prevent current flowing in the transformer's secondary winding. The very low resistor value, $R 3$, creates a point to place the current probe.

The following probes were inserted on the circuit:

- $\quad V c c$ - supply voltage
- Idc - supply current
- $\quad I s$ - current through the Mosfet
- $\quad V f c$ - carrier generator voltage
- $\quad V c$ - voltage over the capacitor $C l$
- Vo - output voltage
- $\quad I o$ - output current


### 3.4.1.1 Vcc, Vfc and Idc simulations

The supply voltage is an external connection. This should be adjusted to 13.8 V .

Vfc must be between 4 V and 20 V to switch the Mosfet IRF540N. Appendix D gives the gate to source threshold voltage as 4 V maximum and the absolute maximum rating as 20 V .

In section 2.3 .1 it was noted that the $R F C$ inductance should be large enough so that the


Figure 28 Class E amplifier with $44,21 \mathrm{uH} \boldsymbol{R F C}$
current through it is constant. To see whether this assumption is satisfied by the design, $V c c, I d c$ and the $V f c$ was analysed with the simulation of Figure 28. The resultant curves are shown in Figure 29.

The calculated value of $I d c$ is 159 mA , a DC value. The graph shows a value of $149,5 \mathrm{~mA}$ with an alternating current ( AC ) component of $38,2 \mathrm{~mA}$ at a frequency of $1,8 \mathrm{MHz}$, which is more than 25 percent of the RMS value. The peak to peak variation of $I d c$ is $120,5 \mathrm{~mA}$. Thus, $I d c$ in this circuit is far from a pure DC supply. The value for $R F C$ can be increased to reduce the AC component of $I d c$. When the $R F C$ inductance is increased to $1,8 \mathrm{mH}$, the following will be affected:

- AC component of $I d c$ will decrease to only $851,8 \mathrm{uA}$
- Idc RMS value will also decrease to 120 mA
- as $I d c$ decreases, the power output will decrease from $1,902 \mathrm{~W}$ to $1,62 \mathrm{~W}$


Figure 29 Vcc, Vfc and Idc graphs for Figure 28.

- modulation will be affected as will be seen in the modulation design process

For the simulation of the Class E and harmonic filter, the value of $R F C$ was left as is, although it was changed for the modulation purposes.

### 3.4.1.2 Vc and Is simulations

In Table 6, the peak values of $V c$ and $I s$ are given respectively as $49,128 \mathrm{~V}$ and 455 mA . From Figure 30 the simulated peak values for $V c$ and $I s$ are $74,17 \mathrm{~V}$ and $489,7 \mathrm{~mA}$ respectively. If the spike on top of the current waveform is discarded, the peak value for $I s$ is 419 mA .


Figure 30 Vc and Is graphs for Figure 28

In section 2.3.1 it was explained that the switch should be driven in such a way that there can be voltage over it without current, or current flowing through it with no voltage across it. This would result in no power dissipation in the switch. This can be seen in Figure 30 where, when $V f c$ is high (switching the Mosfet on) the current flows through it, and when $V f c$ is low (switching the Mosfet off) the voltage grows over it.

In Figure 30 the red dotted circles indicate the portion of the cycle where the voltage $v_{c}$ and the current $i_{s}$ overlap, resulting in power dissipation in the Mosfet. Therefore, it is clear that the waveform for the current through the switch does not change the instant the switch changes state. Furthermore, the current keeps on flowing into the negative, thus changing direction. Pienaar (2002: $96 \& 97$ ) gives two reasons why:

- The detune inductor causes the current to keep on flowing after the Mosfet switched off.
- The parasitic diode in the Mosfet is reverse biased during the off period and this causes the negative flow of current due to the varactor effects. If varactor effects are taken into account, the diode acts like a capacitor that charges during the period the switch is off. It is the voltage across capacitor $C 1$ that charges the "diode capacitor".

Although power dissipation is present in the Mosfet, it is only for a short portion of the cycle. When one of the waves approaches the maximum values, the other is at a zero or low value, which results in high efficiency.

### 3.4.1.3 Vo, Io and Po simulations

Figure 31 depicts the resultant output waves from the simulation of the circuit depicted in Figure 28. For an easier comparison of the simulations with the calculated values, the results presented in section 3.2.2.7, Table 6 and Figure 31 are summarized in Table 14.

Table 14 Output values

|  | Calculated |  |  | Simulated |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output | Peak | RMS | Mean | Peak | RMS | Mean |
| Vo | $14,8 \mathrm{~V}$ | $10,5 \mathrm{~V}$ | - | $17,3 \mathrm{~V}$ | $10,8 \mathrm{~V}$ | - |
| Io | $296,4 \mathrm{~mA}$ | $209,6 \mathrm{~mA}$ | - | $346,3 \mathrm{~mA}$ | 215 mA | - |
| Po | - | - | $2,2 \mathrm{~W}$ |  |  | $2,3 \mathrm{~W}$ |

All the RMS values of the simulation compare very well to the calculations as well as the power measurements. The reason for the higher simulated peaks is the asymmetry of $V o$ and $I o$, as seen in the resultant Po wave (Figure 31). The mean power output values compare satifactory.


Figure 31 Vo, Io and Po simulations for Figure 28

### 3.4.2 Harmonic filter simulation

Two aspects were considered when simulating the harmonic filter:

- Effect of the filter on output waves
- Fourier analysis on harmonic frequencies

These simulations were done on the circuit shown in Figure 32, which is basically that of Figure 28, but including the filter.

### 3.4.2.1 Effect of the harmonic filter on output waves

To determine the effect of the filter on the output waves, Vo, Io and Po in Figure 31, the simulation of the circuit without the filter, was compared to the same elements as those in Figure 33, which depicts the simulated results of the circuit shown in Figure 32. Table 15 summarizes the comparison.

The data in Table 15 shows that, although the peak values are lower, the RMS values


Figure 32 Class E amplifier including harmonic filter


Figure 33 Vo, Io and Po simulations for Figure 32
are higher. This is because $V o$ and $I o$ are both very close to being symmetrical waves (Figure 33). Thus a higher and more consistent $P o$ value is obtained when Figure 33 is compared to Figure 31. Hence the effect of the harmonic filter on the output waves is to make the waves more symmetrical.

Table 15 Output comparison

|  | Without filter |  |  | With filter |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output | Peak | RMS | Mean | Peak | RMS | Mean |  |
| Vo | $17,3 \mathrm{~V}$ | $10,8 \mathrm{~V}$ | - | $16,7 \mathrm{~V}$ | $11,4 \mathrm{~V}$ | - |  |
| $I o$ | $346,3 \mathrm{~mA}$ | 215 mA | - | $333,6 \mathrm{~mA}$ | $228,4 \mathrm{~mA}$ |  |  |
| $P_{o}$ |  |  | $2,3 \mathrm{~W}$ | - | - | $2,6 \mathrm{~W}$ |  |

Note that the frequency for the Po curve in Figure 31 and Figure 33 is double that of the voltage $V o$ and current $l o$ curves. This is due to the $P=V I$ effect of multiplying of two negative values. Thus the fundamental frequency of the carrier ( $V f c$ ) which is $1,8 \mathrm{MHz}$, will result in a $P o$ frequency of $3,6 \mathrm{MHz}$.

### 3.4.2.2 Fourier analysis on harmonic frequencies

To prove that the harmonic filter is functioning according to the design, a Fourier analysis conducted on the waveforms depicted in Figures 28 and 32, and shown in Figures 34 and 35, are compared with each other in Table 16.

To make the comparison easier, the results are given in dBm , which is decibel related to 1 mW . To calculate the power in $\mathrm{dBm}\left(P_{d B m}\right)$ where $P_{W}$ is the power measured in Watt, the following equation was used:


Figure 34 Fourier analysis of the circuit in Figure 28

$$
\begin{equation*}
P_{d B m}=10 \log \frac{P_{W}}{1 m W} \tag{32}
\end{equation*}
$$

In Figure 34 there is a drop of $9,8 \mathrm{~dB}$ from the carrier frequency to the first harmonic. From the carrier to the second harmonic there is a drop of $19,2 \mathrm{~dB}$. This attenuation is not sufficient according to the standard. With the harmonic filter installed, Figure 35 displays a drop of $59,2 \mathrm{~dB}$ from the carrier frequency to the first harmonic. To the second harmonic the drop is $68,5 \mathrm{~dB}$.

Table 16 Comparison of the Fourier analysis of Figure 34 and Figure 35

| Scenario | Carrier frequency | $\mathbf{1}^{\text {st }}$ harmonic | $\mathbf{2}^{\text {nd }}$ harmonic |
| :--- | :---: | :---: | :---: |
|  | $\boldsymbol{V} \boldsymbol{f} \boldsymbol{c}=\mathbf{1 , 8} \mathbf{~ M H z}$ | $\mathbf{3 , 6} \mathbf{M H z}$ | $\mathbf{5 , 4} \mathbf{M H z}$ |
| Without LPF | $33,7 \mathrm{dBm}$ | $23,9 \mathrm{dBm}$ | $14,5 \mathrm{dBm}$ |
| With LPF | $34,4 \mathrm{dBm}$ | $-24,8 \mathrm{dBm}$ | $-31,1 \mathrm{dBm}$ |

The design of the harmonic filter gives a minimum attenuation of 75 dB (see section


Figure 35 Fourier analysis of the circuit in Figure 32
3.3.2), which is 15.8 dB short. Usually only 60 dB attenuation is prescribed, to which the $59,2 \mathrm{~dB}$ compares very well.

### 3.5 Modulation of the Class E amplifier

As stated in chapter one, only Amplitude Modulation with double side band and full carrier wave will be considered, also known as double side band full carrier (DSBFC). Figure 36 shows a typical oscilloscope view of an amplitude modulated carrier. Where $V_{c r}$ is the carrier voltage and $V_{m}$ the modulation voltage.

General AM theory was applied in the modulation design process of the Class E amplifier. This theory is well known by most radio engineering enthusiasts. Although the theory was used for the design, it does not form part of the scope of work and was not dealt with in the text. Nevertheless the AM theory, is presented in Annexure H.


Figure 36 An amplitude modulated wave

First, the best modulation method was chosen. The AM modulated circuit as whole was simulated and compared to the simulations presented in section 3.4.

### 3.5.1 Modulation method

The majority of double side band (DSB) amplitude modulated radio transmitters use an anode or collector modulated Class C rf tuned power amplifier circuit. Other DSB modulators utilize the nonlinear relationship between applied voltage and resulting current of a transistor or other electronic devices (Green, 1985:35).

These two types were tested with the Class E configuration and the most suitable was chosen.

### 3.5.1.1 Collector or drain modulation

This form of AM can be generated by placing the modulating voltage in series with the


Figure 37 Drain modulation method
drain supply of the Mosfet. When the modulating voltage is positive, the amplifier receives a larger drain voltage and the output signal is increased. When the modulating voltage is negative, the drain voltage and the output are smaller than without modulation. Figure 37 shows the Class E amplifier with the modulation in series with the drain supply.

This is the circuit shown in Figure 28, with 10 V sinusoidal 3 kHz modulation added. This circuit's simulation is shown in Figure 38. If the results of the output voltage shown in Figure 38 are compared to those in Figure 31, it is clear that the peak and minimum values have the modulation added. The 3 kHz envelope is clearly visible in Figure 38, although the $1,8 \mathrm{MHz}$ frequency is too high for the wave lines to be seen.

The spectrum analysis depicted in Figure 39 indicates that the generated modulation is DSBFC. The two side bands are on each side of the carrier wave and are $1,8 \mathrm{MHz} \pm 3$ kHz , since 3 kHz modulation is used. Note that, since the modulation is just less than


Figure 38 Simulation of circuit in Figure 37


Figure 39 Spectrum analysis of circuit in Figure 37
100 percent, the side band voltages are just below 50 percent of the carrier wave voltage. This method of modulation seems to work very well with Class E modulation.

### 3.5.1.2 Nonlinear voltage - current method

If a carrier wave at a frequency $f_{c r}$ and a sinusoidal modulating signal at a frequency $f_{m}$ are applied in series to a transistor, the resultant current will contain components at various frequencies. These will include, $f_{c r}$ and $f_{c r} \pm f_{m}$. Such a configuration can be seen in Figure 40 where the carrier and modulating signal voltages are introduced into the gate-source circuit of the Mosfet (Green, 1985:36).

The drain current contains the wanted carrier frequency as well as, amongst others, the side band components. According to Green (1985:36) this modulation method is restricted to low power applications because the method has the disadvantages of low efficiency and a high percentage distortion level.

Figure 41 shows the simulation of the circuit depicted in Figure 40 . Note the $1,25 \mathrm{~V}$ modulating voltage, compared to the 10 V in Figure 37. Any voltage above this causes


Figure 40 Nonlinear voltage - current method
over modulation. Although the modulation is clearly visible, it is not sinusoidal like the modulation voltage. The spectrum analysis of Figure 40 for the output voltage is given in Figure 42. In Figure 41 the modulation seems to be close to 100 percent, but in Figure 42 the side bands are not even close to 50 percent of the carrier voltage.


Figure 41 Simulation of circuit in Figure 40


Figure 42 Spectrum analysis of circuit in Figure 40

This modulating technique does not seem to be successful with Class E modulation.

### 3.5.1.3 Choice of modulation

Of the above two methods of modulation in Class E rf amplifiers, the drain modulation method works successfully. This is the method that was be used further for this project.

### 3.5.2 Design of modulation implementation

As seen in equation (35) in Annexure $H$, the modulated signal is the carrier frequency voltage, $V_{c r}$, with an alternating frequency voltage, the modulation $V_{m}$, added to it. This results in a waveform as seen in Figure 36.

A simple way of modulating the generated radio frequency signal is by varying the direct current supply voltage with the modulating signal (Figure 37). In practice this can be done by using a transformer.

A fundamental part of the Class E amplifier is the RFC which supplies the constant
current to the circuit. Since the $R F C$ coil is already part of the circuit, it is possible to incorporate the $R F C$ as part of the transformer to be used for the modulation. This circuit configuration is shown in Figure 43.

Choosing a transformer which will successfully operate as a modulator and a RFC is important. With this in mind, the possible values for the transformer's characteristics for both applications need to be looked at.

The following characteristics were considered:

- $\quad \mathrm{Rf}$ feedback from the IRF540N affecting the audio generator
- DC resistance of the $R F C$ winding affecting $I d c$
- Audio frequency transferring characteristics of the transformer
- Audio power transferred


Figure 43 Modulation by using a transformer

### 3.5.2.1 Rf feedback

The purpose of the transformer is to transfer the audio voltage to the $R F C$ side of the transformer in order to vary the supply voltage. This will cause a variation of $V c$ in Figure 43 which will impose the varying voltage on the carrier voltage. Unfortunately the transformer will also transfer a part of the rf frequency generated in IRF540N to the side of the audio supply. This problem could be solved by two methods. It is possible to place a low pass filter (LPF) on the output of the audio supply, which will pass the audio but filter the rf. Such a circuit can be seen in Figure 44, using a second order Butterworth filter.

The other option is to increase the inductance of the transformer's coils so that it will have a high impedance for the rf frequency of $1,8 \mathrm{MHz}$, but low enough for the audio frequency to operate satisfactorily. Table 17 gives a few inductance values with the corresponding impedances.


Figure 44 Modulated circuit with audio low pass filter

Table 17 Impedance for two operating frequencies

| Inductance | Impedance per frequency under test |  |
| :---: | :---: | :---: |
|  | $\mathbf{4} \mathbf{~ k H z}$ | $\mathbf{1 , 8 ~ M H z}$ |
| 600 uH | 1 Ohm | 500 Ohm |
| 3 mH | 15 Ohm | $6,8 \mathrm{kOhm}$ |
| 18 mH | 75 Ohm | $33,9 \mathrm{kOhm}$ |
| 70 mH | 452 Ohm | 203 kOhm |

From the Table 17 it can be seen that even for 18 mH inductance the audio impedance is only 452 Ohm , which is acceptable. With the same configuration the rf will reach an impedance of 203 kOhm , which will prevent a significant quantity of rf from passing through to the audio supply.

### 3.5.2.2 DC resistance of the radio frequency choke

According to equation (9) the output power is directly proportional to the supply voltage. With an extra resistance directly in line with the supply voltage the output power will be reduced.

Table 18 gives the typical series resistance for the inductances mentioned in Table 17 as measured with a Philips PM 6303 RCL meter. It also states the voltage over the 50 Ohm load using a simple voltage dividing rule. These are only typical values, since the thickness of the wire also has an effect. The measurements are taken from transformers suitable for audio.

The $62,3 \mathrm{Ohm}$ (Table 18) is totally unacceptable due to the power loss it will cause. The 3 mH 's $6,4 \mathrm{Ohm}$ has only an 11 percent reduction in output power, but will lack in rf feedback resistance. The $18,4 \mathrm{Ohm}$ will pass 73 percent of the voltage to the load, which
could be acceptable considering the high resistance to rf feedback.

Table 18 Typical DC resistance of transformers

| Transformer winding inductance | Series resistance | $\mathbf{5 0} \mathbf{O h m}$ load voltage |
| :---: | :---: | :---: |
| 44 uH | $1,7 \mathrm{Ohm}$ | $13,3 \mathrm{~V}$ |
| 600 uH | $2,4 \mathrm{Ohm}$ | $13,2 \mathrm{~V}$ |
| 3 mH | $6,4 \mathrm{Ohm}$ | $12,2 \mathrm{~V}$ |
| 18 mH | $18,4 \mathrm{Ohm}$ | $10,1 \mathrm{~V}$ |
| 70 mH | $62,3 \mathrm{Ohm}$ | $6,1 \mathrm{~V}$ |

### 3.5.2.3 Audio frequency properties

If the number of windings on the transformer are not enough, the modulation voltage will not successfully be carried over to the supply voltage. The output voltage was simulated using the $R F C$ transformer with 21 turns to obtain 44 uH (Figure 43). The


Figure 45 Voltage output simulation for a 21 turn 44 uH winding


Figure 46 Voltage output simulation for a 425 turn 18 mH winding
results are depicted in Figure 45 and compared to the output voltage simulation results using a transformer with 425 turns to obtain 18 mH as shown in Figure 46. In both cases the supply voltage was $13,8 \mathrm{~V}$ with a modulation voltage of 13 V .

As can be seen in the above comparison, there is hardly any modulation shown in Figure 45, while the modulation shown in Figure 46 approaches 100 percent. Although the 44 uH is suitable for the $R F C$, it is not suitable for use with modulation.

### 3.5.2.4 Audio power transferred

Equation (41) in Annexure H can be used to calculate the quantity of the modulation or audio power $\left(P_{m}\right)$ used in the circuit (for 100 percent modulation $m$ is equal to one):

$$
\begin{aligned}
P_{t} & =P_{c}\left(1+\frac{1}{2} m^{2}\right) \\
& =P_{c}\left(1+\frac{1}{2} 1^{2}\right) \\
& =\frac{3}{2} P_{c} \mathrm{~W}
\end{aligned}
$$

To find the modulation power in terms of the carrier power:

$$
\begin{aligned}
P_{t} & =P_{c}+P_{m} \\
P_{m} & =P_{t}-P_{c} \\
& =\frac{3}{2} P_{c}-P_{c} \\
& =\frac{1}{2} P_{c} \mathrm{~W}
\end{aligned}
$$

From equation (9) the carrier power can be calculated to determine the modulation power:

$$
\begin{aligned}
P o & =0,577 \frac{V_{c c}{ }^{2}}{R} \\
& =0,577 \frac{13,8^{2}}{50} \\
& =2,198 \mathrm{~W}
\end{aligned}
$$

thus the modulation power can be calculated:

$$
\begin{aligned}
P_{m} & =\frac{1}{2} P_{c} \\
& =\frac{1}{2} 2,198 \\
& =1,099 \mathrm{~W}
\end{aligned}
$$

This means that the audio supply must be able to generate $1,099 \mathrm{~W}$ additional to the specific losses of the transformer used.

### 3.5.2.5 Choice of a transformer

Taking the above four sections into consideration, a transformer with an inductance of about 18 mH on the $R F C$ winding was chosen. The transformer should be able to transfer the $1,099 \mathrm{~W}$ to the rf circuit and vary the DC supply voltage with $13,8 \mathrm{~V}$ alternating voltage as seen in Figure 36. The chosen transformer was able to:

- Give high resistance to rf feeding back to audio supply, thus eliminating the necessity of using a LPF with the audio supply.
- Provide a reasonably low DC resistance so as not to affect the output power drastically.
- Modulate the DC supply voltage.


### 3.5.2.6 Final circuit layout

Figure 47 shows the complete solution for the AM modulated Class E amplifier. This is basically simular to that shown in Figure 32 but, with the added transformer specifications as well as the audio generation portion simulated by using Vm in Figure 47.

Note that the winding resistance of the transformer is indicated as an external resistance for both the primary and secondary windings.

The frequency for the audio generator could be any frequency between 300 Hz and 3.4 kHz . The voltage indicated in Figure 47 for the audio generator is peak voltage.


Figure 47 Final circuit layout

### 3.5.3 Simulation of the final circuit

Once again Simetrix 4.1 was used as a software package for the simulations. For the simulation process, an audio frequency of 3 kHz was used, since it makes the modulation more visible for shorter time periods than what lower frequencies would.

The following parameters were simulated:

- new values of $V c$, $I s$ and $I d c$ with the modified $R F C$ value
- Class E and audio input power
- output power
- efficiency of the circuit.


### 3.5.3.1 Idc simulation

Comparing the results of Figure 48 and that of Figure 29, it is clearly visible that the AC component of $I d c$ is much lower in Figure 48. This is the result of the prominently larger $R F C$ value in Figure 47. As stated in section 2.3.1, the $R F C$ is used to keep the currentflow constant. Thus, with the larger $R F C$ value the AC component is smaller.


Figure 48 Simulation of Idc


Figure 49 Simulaton of Vc and Is

The higher RMS value is due to the modulation which is added on top of the normal Vcc power supply (Figure 48). This value varies according to the position in the modulation time cycle the snapshot is taken.

### 3.5.3.2 Vc and Is simulation

The result of the simulation for $V c$ and $I s$ is shown in Figure 49. If this is compared to the results shown in Figure 30, it can be seen that the waves are smoother. This is also


Figure 50 Modulation effect on $V c$ and $I s$
the influence of the larger RFC value, suppling a more constant current.

The values for both $I s$ and $V c$ are higher. This is due to the modulation process which varies the voltage $V c$ as well as the supply current $I d c$ (Figure 47). In Figure 50, Im represents the current supply from the modulation generator and Vm represents the voltage supply of the modulation generator, Vm . The waves are $180^{\circ}$ out of phase due to the transformer, but the graph shows very clearly how the amplitudes of both $V c$ and Is vary as the modulation waves vary.

### 3.5.3.3 Input power simulation

Figure 51 show two power plots. These are for $V c c$, the DC source, and $V m$, the modulation source, as indicated in Figure 47. It is clearly visible how the modulation influences the power sources. If these two powers are summed together, they result in a total input power of $2,890 \mathrm{~W}$.

### 3.5.3.4 Output power simulation

The output power plot, including the output voltage and current plots, for Figure 47 are


Figure 51 Input power simulations


Figure 52 Output power simulation
shown in Figure 52, which shows that the modulation on output current Io and the output voltage $V o$ are in phase, thus resulting in an output power wave, $P o$, in load $R$ in which the modulation wave can be seen.

### 3.5.3.5 Efficiency of the circuit

In order to obtain the modulation efficiency, equation (43) is manipulated so that the modulation power is defined by:

$$
\begin{aligned}
P_{t} & =P_{c r}+P_{m} \\
P_{m} & =P_{t}-P_{c r} \\
& =P_{t}-\frac{2}{3} P_{t} \\
& =\frac{1}{3} P_{t} \mathrm{~W}
\end{aligned}
$$

The average power of $1,952 \mathrm{~W}$ (Figure 52) should be the result of $0,651 \mathrm{~W}$ modulation power when the modulation is 100 percent. Figure 51 indicates a modulation power of $1,077 \mathrm{~W}$ which allows for some losses in the transformer coupling and series resistance
losses in the windings of $0,426 \mathrm{~W}$.

The overall efficiency of the circuit can be calculated as the ratio of the output power to the input power. The total input power is the sum the power supplied by the direct current voltage source, $V c c$, and the power supplied by the modulation source, $V m$. The output power is the power at load $R$.

The overall efficiency can be calculated as:

$$
\begin{aligned}
\eta & =\frac{P_{O}}{P_{i}} \\
& =\frac{1,952}{1,813+1,077} \\
& =0,6754 \\
& =67,5 \%
\end{aligned}
$$

Figure 32 depicts the circuit with the modulation process taken out of the equation. Without modulation, the winding resistance, $R F C$ series resistance and the transformer losses can be ignored. Then total input power is the Vcc input power of $2,209 \mathrm{~W}$, as seen


Figure 53 Simulation without modulation


Figure 54 Simulation without modulation and harmonic filter
in Figure 53. The output power through load $R$ is $2,001 \mathrm{~W}$. The resulting efficiency is 90,6 percent, which represents the Class E efficiency including the harmonic filter. This means that 23,1 percent efficiency is lost due to the modulation process.

With these results it is possible to calculate the modulation efficiency, since the overall efficiency is a product of the modulation and DC source efficiencies:

$$
\begin{aligned}
\eta & =\eta_{f i g} 32 \times \eta_{m} \\
0,675 & =0,906 \times \eta_{m} \\
\eta_{m} & =0,7450 \\
& =74,5 \%
\end{aligned}
$$

The circuit in Figure 28 was used to simulate the Class E amplifier on its own. This circuit excludes the modulation process as well as the harmonic filter. The simulation is shown in Figure 54 with an output power through load $R$ of $1,612 \mathrm{~W}$ and an input power from source $V c c$ of $1,646 \mathrm{~W}$.

The Class E efficiency (circuit without modulation and harmonic filter) can be calculated as:

$$
\begin{aligned}
\eta & =\frac{P_{o}}{P_{i}} \\
& =\frac{1,612}{1,646} \\
& =0,9793 \\
& =97,9 \%
\end{aligned}
$$

This simulated efficiency of 97,9 percent for the Class E amplifier indicates a very satisfactory value for a high efficiency amplifier.

### 3.6 Summary

A suitable switch, the IRF540N Mosfet, was chosen together with the TC4421 Mosfet driver as the carrier generator. The characteristics of these components were used as part of the Class E rf power amplifier design.

The simulations done in this chapter confirm that a successful Class E rf power amplifier was designed. These data will be compared with the practical test results in chapter four.

The design of the filter fell short according to the simulation, but since the design was done according to very high standards, the result is satisfactory for the Class E rf amplifier.

AM was implemented into the Class E amplifier by means of the drain modulation method with a suitable transformer. Various elements of the final solution to the high efficiency modulated Class E amplifier were simulated. The efficiencies were calculated from the simulations as:

- $\quad 97,9$ percent for the Class E circuit
- $\quad 74,5$ for the modulation process
- 67,5 for the overall circuit

Chapter four will reflect the results of the built circuit. Physical measurements will be compared to the theory and simulations done.

## Chapter 4 Measured results

The complete solution to the high efficiency modulated Class E amplifier is shown as a block diagram in Figure 55. The audio amplifier is additional to the circuit shown in Figure 47. This makes it possible to use the amplifier with a low-level audio source, as for instance a compact disc player.

Another addition is the step up transformer which is used to effectively modulate the $R F C$ and modulation transformer, since the audio amplifier's output voltage is not high enough.

An eight volt regulator is shown which supplies the carrier generator. This regulator keeps the current drawn by TC4421, as discussed in section 3.1.1.2, under control. It also assists with keeping the input to the carrier generator stable for a better quality


Figure 55 Block diagram of the complete circuit
carrier input to the Class E amplifier.

Annexure A provides a schematic diagram, printed circuit board layout and a photograph of the built PCB of the block diagram shown in Figure 55. The power supply, audio amplifier and step-up transformer are not included.

In chapter three various Class E parameters and other parameters were simulated. These simulations were tested with realtime measurements. The following measurements were done:

- Supply current $I d c$
- $\quad$ Capacitor voltage $V c$ and switching current $I s$
- Output parameters: Vo, Io and Po
- DC input power Pidc, modulation input power Pim, efficiency
- Filter characteristics: attenuation and harmonic analysis
- Modulation distortion and AM envelope

The abovementioned measurements were done with the aid of the following instruments and accessories:

- Tektronix TDS520A digitizing oscilloscope
- IFR 2945A communications service monitor
- Tektronix TX3 true RMS multimeter
- In line 1:5 current probe (see Annexure G)
- Fluke VP200 10:1 voltage probe


### 4.1 Supply current Idc

The simulation done in Figure 48 is a snapshot of the modulation period. Figure 56 depicts a simulation of $I d c$ over a time period of three modulation cycles, so that the


Figure 56 Simulation of Idc over three modulation cycles
variation of $I d c$ due to modulation is accounted for. The measurements were done with the Tektronix TX3 multimeter. See the results in Table 19. It shows that the DC value $(171,8 \mathrm{~mA})$ is 95,9 percent of the simulated value $(179,1 \mathrm{~mA})$, which compares very well.

Table 19 Measured values for Idc

| Instrument | Measurement | Measured value | Simulation |
| :---: | :---: | :---: | :---: |
| multimeter | RMS DC current | $171,8 \mathrm{~mA}$ | $179,1 \mathrm{~mA}$ |
| multimeter | RMS AC current | 121 mA | $104,4 \mathrm{~mA}$ |

The AC component, which is due to modulation current $I m$, has a $16,6 \mathrm{~mA}$ difference. This also compares satisfactorily. A reason for the difference could be the percentage modulation difference between the simulation and the real measurements.

### 4.2 Capacitor voltage $V c$ and switching current Is

$V c$ and $I s$ were measured with the oscilloscope and reported in Figure 57, where Ch1


Figure 57 Measured oscilloscope results of $V c$ and $I s$
represents $V c$, while Ch 2 represents $I s$. As previously stated the measurements on the oscilloscope are done with the aid of a 10:1 ratio voltage probe and a $1: 5$ ratio current probe. Thus, the actual measured values of the measured results in Figure 57 are given in Table 20. The simulated values from Figure 58 are also given in Table 20.

Table 20 Measured values for $V c$ and $I s$

| Measurement | Measured results |  | Simulation |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\boldsymbol{V} \boldsymbol{c}$ | $\boldsymbol{I s}$ | $\boldsymbol{V} \boldsymbol{c}$ | $\boldsymbol{I s}$ |
|  | $20,16 \mathrm{~V}$ | 196 mA | $18,91 \mathrm{~V}$ | 212 mA |
| Max | $49,40 \mathrm{~V}$ | 334 mA | $46,38 \mathrm{~V}$ | $401,1 \mathrm{~mA}$ |
| Min | $-2,60 \mathrm{~V}$ | -278 mA | $-750,8 \mathrm{mV}$ | $-233,8 \mathrm{~mA}$ |

Comparing the measured results in Table 20 with the simulated values obtained in Figure 58, it is seen that the RMS value of the measured voltage is $1,25 \mathrm{~V}$ higher while


Figure 58 Simulation of $V c$ and $I s$
the measured current is 16 mA lower. Respective percentage differences of six and eight percent. Although the measured current waves are more noisy than the simulated waves, the measured results are a sound comparison.

Since modulation has a phenomenal effect on both $V c$ and $I s$, the simulation and measurement were done without modulation.

### 4.3 Output parameters: Vo, Io and Po

The simulated efficiency was tested for:

- The complete circuit (Figure 47)
- The circuit without modulation (Figure 32)
- The circuit without both modulation and harmonic filter (Figure 28)

Thus, the output parameters were measured accordingly. The output parameters were measured with an oscilloscope over three modulation cycles. A 3 kHz modulation tone


Figure 59 Measured oscilloscope results for Vo, Io and Po
( 1 ms span) was used at 100 percent modulation. The results are given in Figure 59. In Figure 59 Ch 1 represents the output voltage Vo, Ch2 represents the output current Io and M1 represents the output power Po. Taking the respective ratios into consideration, the actual measured values are given in Table 21 together with the simulated values which are depicted in Figure 52.

Table 21 Measured values for Figure 59

| Parameter | Measured value | Simulation | Measurement |
| :---: | :---: | :---: | :---: |
| Vo | $12,16 \mathrm{~V}$ | $9,878 \mathrm{~V}$ | RMS |
| Io | 207.2 mA | $197,6 \mathrm{~mA}$ | RMS |
| Po | $2,480 \mathrm{~W}$ | $1,952 \mathrm{~W}$ | average |



Figure 60 Measured oscilloscope results without modulation
When the comparison is made between the simulated and actual measured parameters, it can be seen that all the values are similar, although the obtained measured results are better than expected by a small margin.

Figure 60 gives the oscilloscope results without modulation. The resultant measured values for Figure 60 are given in Table 22, together with the simulations in Figure 53. Ch1, Ch2 and M1 represent Vo, Io and Po respectively.

Table 22 Actual values for Figure 60

| Parameter | Measured value | Simulation | Measurement |
| :---: | :---: | :---: | :---: |
| Vo | $10,70 \mathrm{~V}$ | $10,0 \mathrm{~V}$ | RMS |
| Io | 184 mA | $200,1 \mathrm{~mA}$ | RMS |
| Po | $1,969 \mathrm{~W}$ | $2,401 \mathrm{~W}$ | average |

Figure 60 shows that for the negative cycle of $V o$ and $I o$, the $P o$ value is lower than that for the positive cycle. This is due to the Vo wave which is not completely symmetrical. It tends to have small positive offset.

Figure 61 shows the output parameters without modulation and without the low pass or harmonic filter. This circuit is basically the Class E amplifier on its own. The resultant measured values for Figure 61 are given in Table 23 together with the corresponding simulated values from Figure 54. Ch1, Ch2 and M1 represent Vo, Io and Po respectively.

It is apparent from Figure 61, that the power wave is more affected for the positive and negative cycles of the $V o$ and $I o$ waves. Thus, the absence of the filter causes additional positive offset.


Figure 61 Measured oscilloscope output results without modulation and LPF

Table 23 Actual values for Figure 61

| Parameter | Measured value | Simulation | Measurement |
| :---: | :---: | :---: | :---: |
| Vo | $12,80 \mathrm{~V}$ | $8,976 \mathrm{~V}$ | RMS |
| Io | $217,6 \mathrm{~mA}$ | $179,5 \mathrm{~mA}$ | RMS |
| Po | $2,812 \mathrm{~W}$ | $1,612 \mathrm{~W}$ | average |

### 4.4 DC Input power Pidc, modulation input power Pim, efficiency

For this setup the audio source is taken as the input supplied to the $R F C$. Thus, the audio amplifier and the step up transformer are not considered for the efficiency measurements.

The 8 V regulated part of the circuit was not part of the input power simulations reported in section 3.5.3.3. The carrier generator has a separate supply as indicated in Figure 47. The measured DC current supply is the current through the RFC. As for the output measurements, the input measurements will also be done for the complete circuit, the circuit without modulation, and the circuit without modulation and $L P F$.

The modulation input voltage and current, Vm and Im , as well as the DC input voltage and current, $V d c$ and $I d c$, were measured with the Tektronix TX3 true RMS multimeter. The calculated power results are the input modulation power (Pim) and the DC input power from Vcc (Pidc). The results are given in Table 24 and Table 25.

Table 24 Modulation input measurements

| Parameter | Measurement |
| :---: | :---: |
| $V m$ | $77,1 \mathrm{~V}$ |
| Im | $20,71 \mathrm{~mA}$ |
| Pim | $1,597 \mathrm{~W}$ |

Table 25 DC input measurements

| Parameter | Measurement |  |  |
| :---: | :---: | :---: | :---: |
|  | Complete | Without | Without modulation |
|  | circuit | modulation | and LPF |
| $V d c$ | $13,8 \mathrm{~V}$ | $13,8 \mathrm{~V}$ | $13,8 \mathrm{~V}$ |
| $I d c$ | $181,6 \mathrm{~mA}$ | $187,1 \mathrm{~mA}$ | $205,6 \mathrm{~mA}$ |
| Pidc | $2,506 \mathrm{~W}$ | $2,582 \mathrm{~W}$ | $2,837 \mathrm{~W}$ |

The efficiency of the circuit can now be calculated. This will be done by using the oscilloscope-measured power outputs shown if Figure 59, Figure 60 and Figure 61 and the calculated input power given in Table 24 and Table 25.

The efficiency for the complete circuit can be calculated with the output results from Figure 59. $P i$ is the sum of Pim and Pidc:

$$
\begin{aligned}
\eta & =\frac{P_{o}}{P_{i m}+P_{i d c}} \\
& =\frac{2,480}{1,597+2,506} \\
& =0,6044 \\
& =60,4 \%
\end{aligned}
$$

Without modulation, the efficiency can be calculated by using the output oscilloscope results from Figure 60:

$$
\begin{aligned}
\eta & =\frac{P_{o}}{P_{i d c}} \\
& =\frac{1,969}{2,582} \\
& =0,7626 \\
& =76,3 \%
\end{aligned}
$$

To calculate the efficiency of the modulation process, the overall efficiency and the efficiency without modulation are used:

$$
\begin{aligned}
\eta & =\eta_{\mathrm{no} \mathrm{mod}} \times \eta_{m} \\
0,604 & =0,763 \times \eta_{m} \\
\eta_{m} & =0,7916 \\
& =79,2 \%
\end{aligned}
$$

The efficiency for the circuit in Figure 28 where the modulation process and the low pass filter are excluded, ie the Class E amplifier on its own, can be calculated:

$$
\begin{aligned}
\eta & =\frac{P_{o}}{P_{i d c}} \\
& =\frac{2,812}{2,837} \\
& =0,9911 \\
& =99,1 \%
\end{aligned}
$$

The simulated and measured efficiencies are compared in Table 26.

Table 26 Efficiency comparison

| Setup | Simulation | Actual measurement |
| :--- | :---: | :---: |
| Complete circuit | $67,5 \%$ | $60,4 \%$ |
| Modulation | $74,5 \%$ | $79,2 \%$ |
| Without modulation | $90,6 \%$ | $76,3 \%$ |
| Class E | $97,9 \%$ | $99,1 \%$ |

The data in Table 26 show that the measured efficiency for the modulation is more effective than that of the simulation. The Class E circuit (the circuit without modulation and harmonic filter) is very effective, more so than the modulation. The complete circuit and the circuit without modulation are less effective because the harmonic filter has a
bigger measured loss than when simulated. This is illustrated below.

### 4.5 Filter characteristics: attenuation and harmonic analysis

To determine the attenuation, the measured output power after the harmonic filter will be compared to the measurement just before the harmonic filter. These measurements are given in Figures 60 and 61 with the values presented in Tables 22 and 23

Using equation (32) the output power of Figures 60 and 61 can be calculated and expressed in decibels.

$$
\begin{aligned}
P_{d B m} & =10 \log \frac{P_{W}}{1 m W} \\
P_{\text {Fig60 }} & =10 \log \frac{1,969}{0,001} \\
& =32,942 \mathrm{dBm} \\
P_{\text {Fig61 }} & =10 \log \frac{2,812}{0,001} \\
& =34,490 \mathrm{dBm}
\end{aligned}
$$

Thus, the attenuation is $1,548 \mathrm{~dB}$. This a reasonable acceptable attenuation value for a filter, although the simulated value according to Table 15 shows a gain of $0,7 \mathrm{~dB}$, which is not practical. According to the measurements made with the setup in Figure 62, as presented in Table 27, the attenuation is $1,1 \mathrm{~dB}$, which is quite satisfactory.

To determine the harmonic analysis, the IFR communications service monitor will be used together with the oscilloscope. Readings will be taken before and after the harmonic filter. Figure 62 gives the test setup. The Math function is used on the oscilloscope to calculate the power measurement from the voltage and current measurements in Figure 62. The measured values and the calculated attenuation at the various frequencies are given in Table 27.


Figure 62 Harmonic analysis test setup

Table 27 Measured values form the
harmonic analysis test setup depicted in Figure 62

| Frequency under <br> test | Power <br> measurement a | Power <br> measurement b | Filter attenuation |
| :---: | :---: | :---: | :---: |
| $1,8 \mathrm{MHz}$ | $5,5 \mathrm{~mW}$ | $4,2 \mathrm{~mW}$ | $1,1 \mathrm{~dB}$ |
| $3,6 \mathrm{MHz}$ | $6,0 \mathrm{~mW}$ | 30 nW | $53,0 \mathrm{~dB}$ |
| $5,4 \mathrm{Mhz}$ | $6,1 \mathrm{~mW}$ | 50 nW | $50,8 \mathrm{~dB}$ |
| $7,2 \mathrm{MHz}$ | $6,1 \mathrm{~mW}$ | 75 nW | $49,1 \mathrm{~dB}$ |
| 9 MHz | $5,4 \mathrm{~mW}$ | 388 nW | $41,4 \mathrm{~dB}$ |

Table 28 shows the values from Table 16 after rearrangement into the format of Table 27.

Table 28 Reformatted values from Table 16

| Frequency under <br> test | Power <br> measurement <br> without LPF | Power <br> measurement <br> with LPF | Attenuation |
| :---: | :---: | :---: | :---: |
| $1,8 \mathrm{MHz}$ | $33,7 \mathrm{dBm}$ | $34,4 \mathrm{dBm}$ | $-0,7 \mathrm{~dB}$ |
| $3,6 \mathrm{MHz}$ | $23,9 \mathrm{dBm}$ | $-24,8 \mathrm{dBm}$ | $48,7 \mathrm{~dB}$ |
| $5,4 \mathrm{MHz}$ | $14,5 \mathrm{dBm}$ | $-31,1 \mathrm{dBm}$ | $45,6 \mathrm{~dB}$ |

This shows that the measured results are better than the simulated values. The filter shows an attenuation of 53 dB at the $3,6 \mathrm{Mhz}$ harmonic frequency. This will be sufficient to reach the 60 dB prescription, since the second harmonic of the rf output power from the Class E modulated amplifier will be less than the fundamental frequency's power.

### 4.6 Modulation distortion and AM envelope

Modulation distortion were tested by using the IFR communications service monitor. The modulated $1,8 \mathrm{MHz}$ signal was demodulated to obtain the original modulation frequency on which the distortion is measured. Table 29 gives various readings on different percentage modulation. The tests were carried out using a 1 kHz modulation tone.

From the results given in Table 29 it is seen that, on all modulation percentages, the demodulated frequency deviates less than 1 Hz from the inserted modulation tone. The maximum distortion of 3,6 percent at 80 percent modulation is a rather desirable result.

Table 29 Distortion measurements

| Modulation | Demodulated <br> frequency | Distortion | Output power |
| :---: | :---: | :---: | :---: |
| $20 \%$ | $1,000 \mathrm{kHz}$ | $1,7 \%$ | $1,73 \mathrm{~W}$ |
| $40 \%$ | $1,000 \mathrm{kHz}$ | $2,2 \%$ | $1,92 \mathrm{~W}$ |
| $60 \%$ | $1,000 \mathrm{kHz}$ | $3,0 \%$ | $2,32 \mathrm{~W}$ |
| $80 \%$ | $1,000 \mathrm{kHz}$ | $3,6 \%$ | $2,72 \mathrm{~W}$ |
| $100 \%$ | $1,000 \mathrm{kHz}$ | $3,3 \%$ | $3,22 \mathrm{~W}$ |

On the 100 percent modulation measurement (Table 29), the resultant AM envelope was measured on the oscilloscope and is shown in Figure 63. Ch1 represents the output voltage and Ch 2 represents the output current. The actual measured output voltage is


Figure 63 Measured AM envelope on 100 percent modulation
$11,04 \mathrm{~V}$ and the measured output current is $213,6 \mathrm{~mA}$. The results given in Figure 63 are similar to those depicted in Figure 59, but the measued results shown in Figure 59 were achieved with a 3 kHz modulation tone.

### 4.7 Summary

Both the calculations and simulations, which were done in previous chapters, were tested in this chapter. The results obtained compare satisfactorily to the calculations and simulations.

Chapter five will give a comprehensive review and conclusion on the high efficiency AM modulated Class E amplifier.

## Chapter 5 Conclusions and recommendations

To have an overall overview on the research done, some conclusions concerning the research project will be made as well as recommendations for future research.

### 5.1 Conclusions

Preliminary to the explanation on the working of Class E amplifiers, it was important to see where Class E amplifiers fit into the general bigger picture. Therefore, a thorough study was made of the different types of amplifiers, which can be divided into non-high and high efficiency amplifiers. The Class E amplifier, which is a high efficiency amplifier, was the amplifier of choice because of certain unique characteristics that it has. The Class E amplifier's operation was discussed in depth, which included a complete discussion of the principle and supporting formulae.

Part of the successful implementation of Class E operation is the switching transistor and the driving thereof. The Mosfet was the obvious choice for the switch, but the carrier generator, or Mosfet driver, was a challenge. The first attempt was the micropower phase-locked loop IC, HCF4046BE, which could not drive the Mosfet. Following attempts included the CD40106BC which is a Hex Schmitt Trigger IC, the CD40106BC with a transistor buffer output and seven dedicated Mosfet driver ICs. The TC4421 IC was the chosen driver IC. To solve the overheating problem associated with the use of the TC4421, a different Mosfet, 540 N , with a lower gate input capacitance was chosen and an eight volt regulator was included, to supply the TC4421 and the HCF4046 which generate the carrier frequency.

The Class E amplifier was designed according to the principle and supporting formulae. Together with the amplifier, a harmonic filter was designed. At first an ordinary all-pole network filter, which includes Butterworth and Chebyshev filters, was designed. This
was not effective enough at the first harmonic of $3,6 \mathrm{MHz}$. The Elliptic-function filter proved to be the answer to the problem, although it is a bit more complex. With this filter, very sharp roll-off characteristics were obtained. Because quite a few inductors were handmade, an equation was derived which gives the length of the coil in terms of the thickness of the wire.

The modulation process in Class E was easy in principle, but difficult to implement in an effective manner. The $R F C$ in the form of a transformer was ideal to use for a dual purpose which simultaneously gave the constant current to the Class E configuration and inserted the modulation. A problem arose with the need for a higher value inductor of 18 mH for audio purposes, whereas only 44 uH was needed for the Class E. The higher inductance supported the successful transfer of the audio properties and prevented rf feedback into the audio source. However, it unfortunately also added a higher value DC resistance in series with the load which affected the output power. The Class E RFC and audio properties of the transformer were a tradeoff. A lot of effort was made to find a transformer which supported the audio transfer without influencing the output power above an acceptable level.

Tests were done on the Class E characteristics, output and input parameters, the efficiency, harmonic filter and the modulation distortion. All of these results compared quite satisfactory with the simulations done. The overall efficiency was lower than the simulation due to realistic attenuation of the harmonic filter. The Class E had an efficiency on its own of 99,1 percent. Together with the 79,2 percent modulation efficiency and the $1,5 \mathrm{~dB} L P F$ attenuation, the resultant overall measured efficiency was 60,4 percent.

It was proved that Class E amplifiers can indeed be used in an AM modulated configuration. AM broadcasting or simple transmission is not effective. To combine it with Class E amplifiers makes it much more efficient.

Future work on the high efficiency AM modulated Class E amplifiers would be to implement a channel selection option on the transmitter. It can be transformed into a two-way radio if a pre amp is included for a microphone and a simple AM receiver is built into the unit.

### 5.2 Recommendations

It is strongly recommended that this work be researched with the aid of the new Silicon Carbide devices. This technology promises to have very useful properties.

A definite research problem on the high efficiency AM modulated Class E amplifier, is the modulation process. With a more effective modulation process the overall efficiency will be drastically improved. An active process instead of the passive transformer could be an option.

Research must be done on the use of the Class E amplifier in a frequency modulated (FM) setup, as it was necessary to damp the unwanted FM signal by filtering the DC supply, in this study.

Most of the Mosfet driver ICs are limited to about 3 MHz . More research must be done in this field to have a simple cost-effective Mosfet driver at higher frequencies.

## Bibliography

BUTLER, L. 1991. The merits of modulation systems and modes of transmission. [Online]. Available at: [http://www.qsl.net/vk5br/TransMods.htm](http://www.qsl.net/vk5br/TransMods.htm). Accessed: 07/01/2006.

FAIRCHILD SEMICONDUCTOR CORPORATION. 1987. All products. [Online]. Available at: [http://www.fairchildsemi.com](http://www.fairchildsemi.com). Accessed: 01/02/2006.

GREEN, D.C. 1985. Radio systems for technicians. London: Longman Scientific \& Technical.

HUGHES, E. 1987. Electrical technology. $6^{\text {th }}$ ed. London: Longman Scientific \& Technical.

INTERNATIONAL RECTIFIER. 2004. All products. [Online]. Available at: [http://www.irf.com/indexsw.html](http://www.irf.com/indexsw.html). Accessed: 01/02/2006.

JANSEN VAN VUREN, R.N. 1994. Electronics Sl. $2^{\text {nd }}$ ed. Vanderbijlpark: Suiderkruis Drukkery.

JOHNS, R.H. 1997. Homebrew your own inductors! QST August 1997.

KENNINGTON, P.B. 2000. High-linearity rf amplifier design. Massachusetts: Artech House.

KRAUSS, H.L., BOSTIAN, C.W. and RAAB, F.H. 1980. Solid state radio engineering. New York: John Wiley \& Sons.

ON SEMICONDUCTOR. 2004. All products. [Online]. Available at: [http://onsemi.com](http://onsemi.com). Accessed: 01/02/2006.

ORDY, G. 2002. Simple rf current probes. [Online]. Available at:
http://www.seed-solutions.com/gregordy/Amateur\ Radio/Experimentation/ RFProbe.htm:>. Accessed: 30/05/2005.

PHILIPS SEMICONDUCTORS. 1999. All products. [Online]. Available at:
[http://www.semiconductors.philips.com/products/](http://www.semiconductors.philips.com/products/). Accessed: 01/02/2006.

PIENAAR, H.C.vZ. 2002. Design and development of a Class E dielectric blood heater. DTech. Thesis. Vaal University of Technology.

SOKAL, N.O. 1998. Class E high-efficiency power amplifiers, from hf to microwave. IEEE MTT-S International Microwave Symposium digest, Vol. 2, pp 1109-1111.

STMICROELECTRONICS. 2001. All products. [Online]. Available at: [http://www.st.com/stonline/products/](http://www.st.com/stonline/products/). Accessed: 01/02/2006.

TELCOM SEMICONDUCTOR, INC. 1996. All products. [Online]. Available at: [http://www.telcom-semi.com](http://www.telcom-semi.com). Accessed: 09/03/2004.

WILLIAMS, A.B. and TAYLOR, F.J. 1995. Electronic filter design handbook. $3^{\text {rd }}$ ed. New York: McGraw-Hill.


Figure 64 Schematic of PCB

Annexure A


Figure 65 PCB layout


Figure 66 Photograph of the built PCB

## MICROPOWER PHASE-LOCKED LOOP

- QUIESCENT CURRENT SPECIFIED UP TO 20 V
- VERY LOW POWER CONSUMPTION : 70 $\mu \mathrm{W}$ (TYP.) AT VCO $\mathrm{f}_{\mathrm{O}}=10 \mathrm{kHz}, \mathrm{V}_{D D}=5 \mathrm{~V}$
- OPERATING FREQUENCY RANGE : UP TO 1.4 MHz (TYP.) AT $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$
- LOW FREQUENCY DRIFT : $0.04 \% /{ }^{\circ} \mathrm{C}$ (typ.) AT $V_{D D}=10 \mathrm{~V}$
- CHOICE OF TWO PHASE COMPARATORS

1) EXCLUSIVE - OR NETWORK
2) EDGE-CONTROLLED MEMORY

NETWORK WITH PHASE-PULSE OUTPUT FOR LOCK INDICATION

- HIGH VCO LINEARITY: <1\% (TYP.)
- VCO INHIBIT CONTROL FOR ON-OFF KEYING AND ULTRA-LOW STANDBY POWER CONSUMPTION
- SOURCE-FOLLOWER OUTPUT OF VCO CONTROL INPUT (demod. output)
- ZENER DIODE TO ASSIST SUIPPLY REGULATION
- 5V, 10V AND 15V PARAMETRIC RATINGS
- INPUT LEAKAGE CURRENT $I_{1}=100 \mathrm{nA}(\mathrm{MAX})$ AT $V_{D D}=18 \mathrm{~V} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- $100 \%$ TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC JESD13B " STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"


ORDER CODES

| PACKAGE | TUBE | T\&R |
| :---: | :---: | :---: |
| DIP | HCF4046BEY |  |
| SOP | HCF4046BM1 | HCF4046M013TR |

## DESCRIPTION

The HCF4046B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor Technology, available in 16-lead dual in-line plastic or ceramic package. The HCF4046B CMOS Micropower Phase-Locked Loop (PLL) consists of a low-power, linear voltage-controlled oscillator (VCO) and two different phase comparators having a common signal-input amplifier and a common comparator input. A 5.2 V zener diode is provided for supply regulation if necessary.

## PIN CONNECTION



## VCO Section

The VCO requires one external capacitor C1 and one or two external resistors (R1 or R1 and R2). Resistor R1 and capacitor C1 determine the frequency range of the VCO and resistor R2 enables the VCO to have a frequency offset if required. The high input impedance $\left(10^{12} \Omega\right)$ of the VCO simplifiers the design of low-pass filters by permitting the designer a wide choice of resistor-to-capacitor ratios. In order not to load the low-pass filter, a source-follower output of the VCO input voltage is provided at terminal 10 (DEMODULATED OUTPUT). If this terminal is used, a load resistor $\left(R_{S}\right)$ of $10 \mathrm{~K} \Omega$ or more should be connected from this terminal to $V_{S S}$. If unused this terminal should be left open. The VCO can be connected either directly or through frequency dividers to the comparator input of the phase comparators. A full CMOS logic swing is available at the output of the VCO and allows direct coupling to CMOS frequency dividers such as the HCF4024B, HCF4018B, HCF4020B, HCF4022B, HCF4029B and HBF4059A. One or more HCF4018B (Presettable Divide-by-N Counter) or HCF4029B (Presettable Up/Down Counter), or HBF4059A (Programmable Divide-by-"N" Counter), together with the HCF4046B (Phase-Locked Loop) can be used to build a micropower low-frequency synthesizer. A logic 0 on the INHIBIT input "enables" the VCO and the source follower, while a logic 1 "turns off" both to minimize stand-by power consumption.

## Phase Comparators

The phase-comparator signal input (terminal 14) can be direct-coupled provided the signal swing is within CMOS logic levels [logic " 0 " $\leq 30 \%$ of $\left(V_{D D}-V_{S S}\right)$, logic "1" $\geq 70 \%$ of $\left.\left(V_{D D}-V_{S S}\right)\right]$. For smaller swings the signal must be capacitively coupled to the self-biasing amplifier at the signal input. Phase comparator 1 is an exclusive-OR network; it operates analagously to an over-driven balanced mixer. To maximize the lock range, the signal-and comparator-input frequencies must have a $50 \%$ duty cycle. With no signal or noise on the signal input, this phase comparator has an average output voltage equal to $\mathrm{V}_{\mathrm{DD}} / 2$. The low-pass filter connected to the output of phase comparator I supplies the averaged voltage to the VCO input, and causes the VCO to oscillate at the center frequency (fo). The frequency range of
input signals on which the PLL will lock if it was initially out of lock is defined as the frequency capture range ( $2 \mathrm{f}_{\mathrm{C}}$ ). The frequency range of input signals on which the loop will stay locked if it was initially in lock is defined as the frequency lock range ( 2 f L ). The capture range is $\leq$ the lock range. With phase comparator I the range of frequencies over which the PLL can acquire lock (capture range) is dependent on the low-pass-filter characteristics, and can be made as large as the lock range. Phase-comparator I enables a PLL system to remain in lock in spite of high amounts of noise in the input signal. One characteristic of this type of phase comparator is that it may lock onto input frequencies that are close to harmonics of the VCO center-frequency. A second characteristic is that the phase angle between the signal and the comparator input varies between $0^{\circ}$ and $180^{\circ}$, and is $90^{\circ}$ at the center frequency. Fig. 1 shows the typical, triangular, phase-to-output response characteristic of phase-comparator 1. Typical waveforms for a CMOS phase-locked-loop employing phase comparator I in locked condition of fo is shown in fig.2. Phase-comparator II is an edge-controlled digita| memory network. It consists of four flip-flop stages, control gating, and a three-stage output-circuit comprising $p$ - and n-type drivers having a common output node. When the p-MOS or n-MOS drivers are ON they pull the output up to $V_{D D}$ or down to $V_{S S}$, respectively. This type of phase comparator acts only on the positive edges of the signal and comparator inputs. The duty cycles of the signal and comparator inputs are not important since positive transitions control the PLL system utilizing this type of comparator. If the signal-input frequency is higher than the comparator-input frequency, the p-type output driver is maintained ON most of the time, and both the $n$ - and p-drivers OFF (3 state) the remainder of the time. If the signal-input frequency is lower than the comparator-input frequency, the n-type output driver is maintained ON most of the time, and both the $n$ - and $p$-drivers OFF ( 3 state) the remainder of the time. If the signat and comparator-input frequencies are the same, but the signal input lags the comparator input in phase, the n-type output driver is maintained ON for a time corresponding to the phase difference. If the signal and comparator-input frequencies are the same, but the comparator input lags the signal in phase, the
p-type output driver is maintained $O N$ for a time corresponding to the phase difference. Subsequently, the capacitor voltage of the low-pass filter connected to this phase comparator is adjusted until the signal and comparator inputs are equal in both phase and frequency. At this stable point both $p$ - and $n$-type output drivers remain OFF and thus the phase comparator output becomes an open circuit and holds the voltage on the capacitor of the low-pass filter constant. Moreover the signal at the "phase pulses" output is a high level which can be used for indicating a locked condition. Thus, for phase comparator II, no phase difference exists between
signal and comparator input over the full VCO frequency range. Moreover, the power dissipation due to the low-pass filter is reduced when this type of phase comparator is used because both the $p$ and n-type output drivers are OFF for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range, independent of the low-pass filter. With no signal present at the signal input, the VCO is adjusted to its lowest frequency for phase comparator II. Fig. 3 shows typical waveforms for a CMOS PLL employing phase comparator II in a locked condition.

Figure 1 : Phase-Comparator I Characteristics at Low-Pass Filter Output.
(AVERAGE OUTPUT VOLTAGE

Figure 2: Typical Waveforms for CMOS Phase Locked-Loop Employing Phase Comparator I in Locked Condition of $f_{o}$


Figure 3 : Typical Waveforms for CMOS Phase-locked Loop Employing Phase Comparator II In Locked Condition


INPUT EQUIVALENT CIRCUIT


PIN DESCRIPTION

| PIN No | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 1 | PHASE PULSES | Phase Comparator <br> Pulse Output |
| 2 | PHASE COMP I <br> OUT | Phase Comparator 1 <br> Output |
| 3 | COMPARATOR IN | Comparator Input |
| 4 | VCO OUT | VCO Output |
| 5 | INHIBIT | Inhibit Input |
| 6,7 | C1 | Capacitors |
| 9 | VCO IN | VCO Input |
| 10 | DEMODULATOR <br> OUT | Demodulator Output |
| 11 | $R_{1}$ TO VSS | Resistor R1 Connection |
| 12 | $R_{2}$ TO VSS | Resistor R2Connection |
| 13 | PHASE COMP II |  |
| OUT | Phase Comparator 2 <br> Output |  |
| 14 | SIGNAL IN | Signal Input |
| 15 | ZENER | Diode Zener |
| 8 | VSS | Negative Supply <br> Voltage |
| 16 | VDD | Positive Supply Voltage |

Annexure B

FUNCTIONAL DIAGRAM


ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $V_{D D}$ | Supply Voltage | -0.5 to +22 | V |
| $V_{1}$ | DC Input Voltage | -0.5 to $V_{D D}+0.5$ | V |
| $\mathrm{I}_{\mathrm{I}}$ | DC Input Current | $\pm 10$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation per Package | 200 | mW |
|  | Power Dissipation per Output Transistor | 100 | mW |
| $\mathrm{~T}_{\text {op }}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Absolute Maximum Ratings are those values beyond which damage to the device may ocar. Functional operation under these conditions is not implied.
All voltage values are referred to $V_{S S}$ pin voltage
RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $V_{D O}$ | Supply Voltage | 3 to 20 | $V$ |
| $V_{1}$ | Input Voltage | 0 to $V_{D D}$ | $V$ |
| $T_{\text {op }}$ | Operating Temperature | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |

Annexure B
HCF4046B

DC SPECIFICATIONS

| Symbol | Parameter | Test Condition |  |  |  | Value |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} V_{1} \\ (V) \end{gathered}$ | $\begin{aligned} & V_{0} \\ & \text { (V) } \end{aligned}$ | $\begin{gathered} \mid \mathrm{lol} \\ (\mu \mathrm{~A}) \end{gathered}$ | $V_{D D}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -40 to $85^{\circ} \mathrm{C}$ |  | -55 to $125^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  |  |  | Min. | Typ. | Max. | Min. | Max. | Min. | Max. |  |
| VCO SECTION |  |  |  |  |  |  |  |  |  |  |  |  |  |
| V OH | High Level Output Voltage | $0 / 5$ |  | $<1$ | 5 | 4.95 |  |  | 4.95 |  | 4.95 |  | V |
|  |  | 0/10 |  | $<1$ | 10 | 9.95 |  |  | 9.95 |  | 9.95 |  |  |
|  |  | $0 / 15$ |  | $<1$ | 15 | 14.95 |  |  | 14.95 |  | 14.95 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | 5/0 |  | $<1$ | 5 |  | 0.05 |  |  | 0.05 |  | 0.05 | V |
|  |  | 10/0 |  | $<1$ | 10 |  | 0.05 |  |  | 0.05 |  | 0.05 |  |
|  |  | 15\% |  | $<1$ | 15 |  | 0.05 |  |  | 0.05 |  | 0.05 |  |
| ${ }^{\mathrm{OHH}}$ | Output Drive Current | 0/5 | 2.5 | $<1$ | 5 | -1.36 | -3.2 |  | -1.15 |  | -1.1 |  | mA |
|  |  | $0 / 5$ | 4.6 | $<1$ | 5 | -0.44 | -1 |  | -0.36 |  | -0.36 |  |  |
|  |  | 0/10 | 9.5 | <1 | 10 | -1.1 | -2.6 |  | -0.9 |  | -0.9 |  |  |
|  |  | $0 / 15$ | 13.5 | $<1$ | 15 | -3.0 | -6.8 |  | -2.4 |  | -2.4 |  |  |
| IOL | Output Sink Current | $0 / 5$ | 0.4 | $<1$ | 5 | 0.44 | 1 |  | 0.36 |  | 0.36 |  | mA |
|  |  | $0 / 10$ | 0.5 | $<1$ | 10 | 1.1 | 2.6 |  | 0.9 |  | 0.9 |  |  |
|  |  | 0/15 | 1.5 | $<1$ | 15 | 3.0 | 6.8 |  | 2.4 |  | 2.4 |  |  |
| $!$ | Input Leakage Current | 0/18 | Any Input |  | 18 |  | $\pm 10^{-5}$ | $\pm 0.1$ |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| PHASE COMPARATOR SECTION |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {I }}$ DD | Total Device Current <br> Pin 14= Open <br> Pin $5=V_{D D}$ | 0/5 |  |  | 5 |  | 0.05 | 0.1 |  | 0.1 |  | 0.1 | mA |
|  |  | 0/10 |  |  | 10 |  | 0.25 | 0.5 |  | 0.5 |  | 0.5 |  |
|  |  | 0/15 |  |  | 15 |  | 0.75 | 1.5 |  | 1.5 |  | 1.5 |  |
|  |  | $0 / 20$ |  |  | 20 |  | 2 | 4 |  | 4 |  | 4 |  |
|  | Total Device Current Pin $14=V_{S S}$ or $V_{D O}$ $P$ in $5=V_{D D}$ | $0 / 5$ |  |  | 5 |  | 0.04 | 5 |  | 150 |  | 150 | $\mu \mathrm{A}$ |
|  |  | 0/10 |  |  | 10 |  | 0.04 | 10 |  | 300 |  | 300 |  |
|  |  | 0/15 |  |  | 15 |  | 0.04 | 20 |  | 600 |  | 600 |  |
|  |  | 0/20 |  |  | 20 |  | 0.08 | 100 |  | 3000 |  |  |  |
| ${ }^{1} \mathrm{OH}$ | Output Drive Current | $0 / 5$ | 2.5 | $<1$ | 5 | -1.36 | -3.2 |  | -1.15 |  | -1.1 |  | mA |
|  |  | $0 / 5$ | 4.6 | $<1$ | 5 | -0.44 | -1 |  | -0.36 |  | -0.36 |  |  |
|  |  | $0 / 10$ | 9.5 | $<1$ | 10 | -1.1 | -2.6 |  | -0.9 |  | -0.9 |  |  |
|  |  | 0/15 | 13.5 | $<1$ | 15 | -3.0 | -6.8 |  | -2.4 |  | -2.4 |  |  |
| ${ }^{\circ} \mathrm{OL}$ | Output Sink Current | $0 / 5$ | 0.4 | $<1$ | 5 | 0.44 | 1 |  | 0.36 |  | 0.36 |  | mA |
|  |  | 0/10 | 0.5 | $<1$ | 10 | 1.1 | 2.6 |  | 0.9 |  | 0.9 |  |  |
|  |  | 0/15 | 1.5 | $<1$ | 15 | 3.0 | 6.8 |  | 2.4 |  | 2.4 |  |  |
| $V_{I H}$ | High Level Input Voltage |  | 0.5/4.5 | $<1$ | 5 | 3.5 |  |  | 3.5 |  | 3.5 |  | V |
|  |  |  | 1/9 | $<1$ | 10 | 7 |  |  | 7 |  | 7 |  |  |
|  |  |  | 1.5/13.5 | $<1$ | 15 | 11 |  |  | 11 |  | 11 |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  | 4.5/0.5 | $<1$ | 5 |  |  | 1.5 |  | 1.5 |  | 1.5 | V |
|  |  |  | 9/1 | $<1$ | 10 |  |  | 3 |  | 3 |  | 3 |  |
|  |  |  | 13.5/1.5 | <1 | 15 |  |  | 4 |  | 4 |  | 4 |  |
| 1 | Input Leakage Current | 0/18 | Any Input |  | 18 |  | $\pm 10^{-5}$ | $\pm 0.1$ |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Iout | High Impedance Leakage Current | 0/18 | Any Input |  | 18 |  | $\pm 10^{-4}$ | $\pm 0.4$ |  | $\pm 12$ |  | $\pm 12$ | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input Capacitance |  | Any Inp |  |  |  | 5 | 7.5 |  |  |  |  | pF |

The Noise Margin for both "1" and " $0^{*}$ level is: 1 V min. with $V_{D D}=5 \mathrm{~V}, 2 \mathrm{~V}$ min. with $\mathrm{V}_{D D}=10 \mathrm{~V}, 2.5 \mathrm{~V}$ min. with $\mathrm{V}_{D D}=15 \mathrm{~V}$

Annexure B

ELECTRICAL CHARACTERISTICS ( $T_{\text {amb }}=25^{\circ} \mathrm{C}$ )


Annexure B

## HCF4046B

| Symbol | Parameter | Test Condition |  | Value (*) |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $V_{D D}(\mathrm{~V})$ |  | Min. | Typ. | Max. |  |
| PHASE COMPARATOR SECTION |  |  |  |  |  |  |  |
| R14 | Pin 14 (signal in) Input Resistance | 5 |  | 1 | 2 |  | M $\Omega$ |
|  |  | 10 |  | 0.2 | 0.4 |  |  |
|  |  | 15 |  | 0.1 | 0.2 |  |  |
|  | AC Coupled Signal Input Sensivity (*) (peak to peak) | 5 | $f_{\mathbb{N}}=100 \mathrm{KHz} \text { sine wave }$ |  | 180 | 360 | mV |
|  |  | 10 |  |  | 330 | 660 |  |
|  |  | 15 |  |  | 900 | 1800 |  |
| ${ }_{\text {tPLH }}$ | Propagation Delay Time High to Low Level Pins 14 to 1 | 5 |  |  | 225 | 450 | ns |
|  |  | 10 |  |  | 100 | 200 |  |
|  |  | 15 |  |  | 65 | 130 |  |
| ${ }_{\text {tPLH }}$ | Propagation Delay Time Low to High Level | 5 |  |  | 350 | 700 | ns |
|  |  | 10 |  |  | 150 | 300 |  |
|  |  | 15 |  |  | 100 | 200 |  |
| ${ }_{\text {tPHz }}$ | Disable Time High Level to High Impedance Pins 14 to 13 | 5 |  |  | 225 | 450 | ns |
|  |  | 10 |  |  | 100 | 200 |  |
|  |  | 15 |  |  | 65 | 130 |  |
| $t_{p L Z}$ | Disable Time Low Level to High Impedance | 5 |  |  | 285 | 570 | ns |
|  |  | 10 |  |  | 130 | 260 |  |
|  |  | 15 |  |  | 95 | 190 |  |
| $\mathrm{t}_{5} \mathrm{t}_{5}$ | Input Rise or Fall Time Comparator Pin 3 | 5 |  |  |  | 50 | $\mu \mathrm{s}$ |
|  |  | 10 |  |  |  | 1 |  |
|  |  | 15 |  |  |  | 0.3 |  |
|  | Signal Pin 14 | 5 |  |  |  | 500 | $\mu \mathrm{s}$ |
|  |  | 10 |  |  |  | 20 |  |
|  |  | 15 |  |  |  | 2.5 |  |
| $\mathrm{t}_{\text {TLH }} \mathrm{t}_{\text {THL }}$ | Transition Time | 5 |  |  | 100 | 200 | ns |
|  |  | 10 |  |  | 50 | 100 |  |
|  |  | 15 |  |  | 40 | 80 |  |

## Annexure B

DESIGN INFORMATION This information is a guide for approximating the value of external components in a Phase-Locked-Loop system. The selected external components must be within the following ranges: $5 K \Omega \leq R_{1}, R_{2}, R_{S} \leq 1 M \Omega \quad C_{1} \geq 100 p F$ at $V_{D D} \geq 5 \mathrm{~V} \quad C_{1} \geq 50 p F$ at $V_{D D} \geq 10 \mathrm{~V}$

| CHARACTERISTICS | USING PHASE COMPARATOR I |  | USING PHASE COMPARATOR II |  |
| :---: | :---: | :---: | :---: | :---: |
|  | VCO WITHOUT OFFSET R2= $\infty$ | Vco WITH OFFSET | Vco WITHOUT OFFSET R2= $\infty$ | VCO WITH OFFSET |
| VCO Frequency |  |  |  |  |
| For No Signal Input | VCO in PLL System will Adjust to Centre Frequency $\mathrm{f}_{\mathrm{o}}$ |  | VCO in PLL System will Adjust to Lowest Operating Frequency $\mathrm{f}_{0}$ |  |
| Frequency Lock Range, $2 \mathrm{f}_{\mathrm{L}}$ | $\begin{gathered} 2 f_{L}=\text { Full VCO Frequency Range } \\ 2 f L=f_{\max }-f_{\min } \end{gathered}$ |  |  |  |
| Frequency Lock Range, ${ }^{2 f} \mathrm{C}$ |  |  | ${ }_{C}=\mathrm{f}_{\mathrm{L}}$ |  |
| Loop filter Component Section |  |  |  |  |
| Phase Angle Between Slgnal and Comparator | $90^{\circ}$ at Centre frequency (fo), approximating $0^{\circ}$ and $180^{\circ}$ at ends of lock range ( 2 f ) |  | Always $0^{\circ}$ in lock |  |
| Locks on Harmonics of Centre Frequency | Yes |  | No |  |
| Signal Input Nose Rejection | High |  | Low |  |

For further information, see

1) F. Gardner, "Phase-Lock Techniques" John Wiley and Sons, New York, 1966
2) G.S. Mosckytz "miniaturized RC filters using phase Lockedloop" BSTJ May 1965

Plastic DIP-16 (0.25) MECHANICAL DATA

| DIM. | mm. |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP | MAX. | MIN. | TYF. | MAX. |
| a 1 | 0.51 |  |  | 0.020 |  |  |
| $B$ | 0.77 |  | 1.65 | 0.030 |  | 0.065 |
| b |  | 0.5 |  |  | 0.020 |  |
| b1 |  | 0.25 |  |  | 0.010 |  |
| D |  |  | 20 |  |  | 0.787 |
| E |  | 8.5 |  |  | 0.335 |  |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 17.78 |  |  | 0.700 |  |
| F |  |  | 7.1 |  |  | 0.280 |
| 1 |  |  | 5.1 |  |  | 0.201 |
| L |  | 3.3 |  |  | 0.130 |  |
| Z |  |  | 1.27 |  |  | 0.050 |



## SO-16 MECHANICAL DATA

| DIM. | mm . |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 1.75 |  |  | 0.068 |
| a1 | 0.1 |  | 0.2 | 0.003 |  | 0.007 |
| a2 |  |  | 1.65 |  |  | 0.064 |
| b | 0.35 |  | 0.46 | 0.013 |  | 0.018 |
| b1 | 0.19 |  | 0.25 | 0.007 |  | 0.010 |
| c |  | 0.5 |  |  | 0.019 |  |
| c1 | $45^{\circ}$ (typ.) |  |  |  |  |  |
| D | 9.8 |  | 10 | 0.385 |  | 0.393 |
| E | 5.8 |  | 6.2 | 0.228 |  | 0.244 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 8.89 |  |  | 0.350 |  |
| F | 3.8 |  | 4.0 | 0.149 |  | 0.157 |
| G | 4.6 |  | 5.3 | 0.181 |  | 0.208 |
| L | 0.5 |  | 1.27 | 0.019 |  | 0.050 |
| M |  |  | 0.62 |  |  | 0.024 |
| S | $8^{\circ}$ (max. $)$ |  |  |  |  |  |



## Annexure B

## HCF4046B

nformation furnished is belleved to be accurate and rellable. However, STMIcroelectronlcs assumes no responsibllity for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No llcense is granted by impllcation or otherwise under any patent or patent rights of STMicroelectronics. Specificattons its use. No license is granted by impllcation or otherwise under any patent or patent rights of STMicroelectronics. Specificattons previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronlcs.
© The ST logo is a registered trademark of STMicroelectronics
© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved

## STMIcroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom

TC4421
TC4422

## 9A HIGH-SPEED MOSFET DRIVERS

## FEATURES

- Tough CMOS ${ }^{\text {TM }}$ Construction
- High Peak Output Current
- High Cortinuous Output Current 2A. Max
- Fast Rise and Fall Times
-30 nsec with $4,700 \mathrm{pF}$ Load
-180 nsec with $47,000 \mathrm{pF}$ Load
- Short Internal Delays $\qquad$ 30nsec Typ
- Low Output Impedance .. 1.4W Typ


## APPLICATIONS

- Line Drivers for Extra-Heavily-Loaded Lines
- Pulse Generators
- Driving the Largest: MOSFETs and IGBTs
- Local Power ON/OFF Switch
- Motor and Solenoid Driver

PIN CONFIGURATIONS


## GENERAL DESCRIPTION

The TC4421/4422 are high current buffer/drivers capable of driving large MOSFETs and IGBTs.

They are essentially immune to any form of upset except direct overvoltage or over-dissipation - they cannot be latched under any conditions within their power and voltage ratings; they are not subject to damage or improper operation when up to 5 V of ground bounce is present on their ground terminals; they can accept, without either damage or logic upset, more than 1A inductive current of either polarity being forced back into their outputs. In addition, all terminals are fully protected against up to 4 kV of electrostatic discharge.

The TC4421/4422 inputs may be driven directly from either TTL or CMOS ( 3 V to 18 V ). In addition, 300 mV of hysteresis is built into the input, providing noise immunity and allowing the device to be driven from slowly rising or falling waveforms

## ORDERING INFORMATION

| Part No. | Package | Temperature Range |
| :--- | :--- | :---: |
| TC4421CAT | 5-Pin TO-220 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| TC4421CPA | 8-Pin PDIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| TC4421EPA | 8 -Pin PDIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| TC4421MJA | 8 -Pin CerDIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| TC4422CAT | $5-$ Pin TO-220 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| TC4422CPA | 8 -Pin PDIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| TC4422EPA | 8 -Pin PDIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| TC4422MJA | 8 -Pin CerDIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

FUNCTIONAL BLOCK DIAGRAM


- TELCOM SEMICONDUCTOR, INC.


## 9A HIGH-SPEED MOSFET DRIVERS

TC4421
TC4422

ABSOLUTE MAXIMUM RATINGS*

| Power Dissipation, $\mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| PDIP | 730W |
| CerDIP | 800 mW |
| 5-Pin TO-220 | 1.6 W |
| Power Dissipation, $\mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ |  |
| 5-Pin TO-220 (With Heat Sink) | 1.60W |
| Derating Factors (To Ambient) |  |
| PDIP | $8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| CerDIP | $6.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 5-Pin TO-220 | $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Thermal Impedance (To Case) |  |
| 5-Pin TO-220 R ${ }_{\text {QJ.C }}$........ | ...... $10^{\circ} \mathrm{C} / \mathrm{W}$ |
| Storage Temperature | to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature (Chip) |  |

Operating Temperature (Ambient)

*Static-sensitive device. Unused devices must be stored in conductive material. Protect devices from static discharge and static fields. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DO}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 | 1.8 | - | V |
| $V_{\text {L }}$ | Logic 0 Input Voltage |  | - | 1.3 | 0.8 | V |
| $\underline{I N}$ | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{\mathbb{N}} \leq \bar{V}_{D D}$ | - 10 | - | 10 | $\mu \hat{A}$ |
| Output |  |  |  |  |  |  |
| $\mathrm{VaH}_{\text {OH }}$ | High Output Voltage | See Figure 1 | $V_{D D}-0.025$ | - | - | V |
| Va | Low Output Voitage | See Figure 1 | - | - | 0.025 | $\checkmark$ |
| Ro | Output Resistance, High | $V_{D D}=18 \mathrm{~V}, \mathrm{l}_{0}=10 \mathrm{~mA}$ | - | 1.4 | - | $\Omega$ |
| Ro | Output Resistance, Low | $V_{D D}=18 \mathrm{~V}, \mathrm{l}_{0}=10 \mathrm{~mA}$ | - | 0.9 | 1.7 | $\Omega$ |
| lpk | Peak Output Current | $V_{D O}=18 \mathrm{~V}$ | - | 9 | - | A |
| loc | Continuous Output Current | $10 \mathrm{~V} \leq \mathrm{V}_{D D} \leq 18 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=25^{\circ}$ <br> (TC4421/22 CAT only) | 2 |  |  | A |
| $\mathrm{I}_{\text {REV }}$ | Latch-Up Protection | Duty Cycle $\leq 2 \%$ <br> Withstand Reverse Current | $\begin{gathered} >1500 \\ \mathrm{t} \leq 300 \mu \mathrm{sec} \end{gathered}$ | - | - | mA |
| Switching Time (Note 1) |  |  |  |  |  |  |
| tr | Rise Time | Figure 1, $C_{L}=10,000 \mathrm{pF}$ | - | 60 | 75 | nsec |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | Figure 1. $C_{L}=10,000 \mathrm{pF}$ | - | 60 | 75 | nsec |
| $t_{\text {d }}$ | Delay Time | Figure 1 | - | 30 | 60 | nsec |
| $\mathrm{t}_{2}$ | Delay Time | Figure 1 | - | 33 | 60 | nsec |
| Power Supply |  |  |  |  |  |  |
| Is | Power Supply Current | $V_{1 N}=3 \mathrm{~V}$ | - | 0.2 | 1.5 | mA |
|  |  | $V_{\mathbb{N}}=0 \mathrm{~V}$ | - | 55 | 150 | $\mu \mathrm{A}$ |
| $V_{00}$ | Operating input Voltage |  | 4.5 | - | 18 | V |
| Input |  |  |  |  |  |  |
| $\mathrm{V}_{1 \text { IH }}$ | Logic 1 Input Voltage |  | 2.4 | - | - | V |
| $V_{\text {IL }}$ | Logic 0 Input Voltage |  | - | - | 0.8 | V |
| IN | Input Current | $0 \mathrm{~V} \leq \mathrm{V}_{1 N} \leq \mathrm{V}_{\text {OD }}$ | - 10 | - | 10 | $\mu \mathrm{A}$ |

## 9A HIGH-SPEED MOSFET DRIVERS

TC4421
TC4422

ELEC'TRICAL CHARACTERISTICS (cont.):
Measured over operating temperature range with $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{s}} \leq 18 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input |  |  |  |  |  |  |
| $V_{\text {IH }}$ | Logic 1 Input Voltage |  | 2.4 | - | - | V |
| $V_{\text {IL }}$ | Logic 0 Input Voltage |  | - | - | 0.8 | V |
| IN | Input Current | $O V \leq V_{I N} \leq V_{D D}$ | -10 | - | 10 | $\mu \mathrm{A}$ |
| Output |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | See Figure 1 | $V_{D D}-0.025$ | - | - | V |
| V OL | Low Output Voltage | See Figure i | - | - | 0.025 | V |
| $\mathrm{R}_{0}$ | Output Resistance, High | $V_{D D}=18 \mathrm{~V}, \mathrm{l}_{0}=10 \mathrm{~mA}$ | - | 2.4 | 3.6 | W |
| $\mathrm{R}_{0}$ | Output Resistance, Low | $V_{O D}=18 \mathrm{~V}, \mathrm{l}_{0}=10 \mathrm{~mA}$ | - | 1.8 | 2.7 | W |
| Switching Time (Note 1) |  |  |  |  |  |  |
| tr | Rise Time | Figure 1, $C_{L}=10,000 \mathrm{pF}$ | - | 60 | 120 | nsec |
| $\mathrm{t}_{\text {F }}$ | Fall Time | Figure 1, $\bar{C}_{L}=10.000 \mathrm{pF}$ | - | 60 | 120 | nsec |
| $t_{1}$ | Delay Time | Figure 1 | - | 50 | 80 | nsec |
| $\mathrm{t}_{0}$ | Delay Time | Figure 1 | - | 65 | 80 | nsec |
| Power Supply |  |  |  |  |  |  |
| Is | Power Supply Current | $\begin{aligned} & V_{I N}=3 V \\ & V_{I N}=O V \end{aligned}$ | - | $\begin{aligned} & 0.45 \\ & 0.06 \end{aligned}$ | $\begin{gathered} 3 \\ 0.2 \end{gathered}$ | mA |
| $V_{D D}$ | Operating Input Voltage |  | 4.5 | - | 18 | V |

NOTE: 1. Switching times guaranteed by design.


Figure 1. Switching Time Test Circult

4-233

## TYPICAL CHARACTERISTICS



Rise TIme vs. Capacitive Load



Fall Time vs. Supply Voltage


Fall TIme vs. Capacitive Load



## 9A HIGH SPEED MOSFET DRIVERS

TC4421
TC4422

TYPICAL. CHARACTERISTICS (Cont.)




TELCOM SEMICONDUCTOR, ING.


Supply Current vs. Frequency



TYPICAL CHARACTERISTICS (Cont.)



NOTE: The values on this graph represent the loss seen by the driver during a complete cycle. For the loss in a singla transition, divide the stated value by 2 .





T TELCOM SEMICONDUCTOR, INC.

## Annexure D

## International IOR Rectifier

- Advanced Process Technology
- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- $175^{\circ} \mathrm{C}$ Operating Temperature
- Fast Switching
- Fully Avalanche Rated


## Description

Advanced HEXFET ${ }^{\text {P }}$ Power MOSFETs from international Rectifier utilize advanced processing techniques to achieve extremely low on-resistance persilicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET power MOSFETs are well known for, provides the designerwith anextremely efficient and reliable device for use in a wide variety of applications.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.


## Absolute Maximum Ratings

|  | Parameter | Max. | Units |
| :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{D}}$ @ $T_{\mathrm{C}}=25^{\circ} \mathrm{C}$ | Continuous Drain Current, VGS@10V | 33 | A |
| $1_{0} @ T_{C}=100^{\circ} \mathrm{C}$ | Continuous Drain Current, $V_{G S}$ @ 10V | 23 |  |
| lom | Pulsed Drain Curtent (1) | 110 |  |
| $\mathrm{PD}_{\mathrm{D}} \mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ | Power Dissipation | 130 | W |
|  | Linear Derating Factor | 0.87 | $W /{ }^{\circ} \mathrm{C}$ |
| $V_{G S}$ | Gate-to-Source Voltage | $\pm 20$ | V |
| ${ }_{\text {AR }}$ | Avalanche Current(1) | 16 | A |
| $\mathrm{E}_{\text {AR }}$ | Repetitive Avalanche Energy (1) | 13 | mJ |
| dvidt | Peak Diode Recovery dv/dt (3) | 7.0 | $\mathrm{V} / \mathrm{ns}$ |
| TJ | Operating Junction and | -55 to +175 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature Range |  |  |
|  | Soldering Temperature, for 10 seconds | 300 (1.6mm from case) |  |
|  | Mounting torque, 6-32 or M3 srew | $10 \mathrm{lbfoin}(1.1 \mathrm{~N} \cdot \mathrm{~m})$ |  |

## Thermal Resistance

|  | Parameter | Typ. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $R_{\text {AJC }}$ | Junction-to-Case | - | 1.15 |  |
| $R_{\text {QCS }}$ | Case-to-Sink, Flat, Greased Surface | 0.50 | - |  |
| $R_{\text {QJA }}$ | Junction-to-Ambient | - | 62 |  |

WWW.inf.com

## Annexure D

IRF540N
International
IrßR Rectifier

## Electrical Characteristics @ $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ (unless otherwise specified)

|  | Parameter | Min. | Typ. | Max. | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {(BR) }}$ DSS | Drain-to-Source Breakdown Voltage | 100 |  | - | V | $V_{G S}=0.10 l_{D}=250 \mu \mathrm{~A}$ |
| $\Delta V_{(8 R)}{ }^{\text {dss/ }} / \Delta T_{j}$ | Breakdown Voltage Temp. Coefficient | - | 0.12 | - | $\mathrm{V} /{ }^{\circ} \mathrm{C}$ | Reference to $25^{\circ} \mathrm{C}, I_{D}=1 \mathrm{~mA}$ |
| $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ | Static Drain-to-Source On-Resistance | - | - | 44 | $\mathrm{m} \Omega$ | $V_{G S}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=16 \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{GS}(\mathrm{H})}$ | Gate Threshold Voltage | 2.0 | - | 4.0 | V | $V_{D S}=V_{G S}, I_{D}=250 \mu \mathrm{~A}$ |
| $\mathrm{gis}^{\text {d }}$ | Forward Transconductance | 21 | - | - | 5 | $V_{D S}=50 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=16 \mathrm{~A}(4)$ |
| loss | Drain-to-Source Leakage Current | - | - | 25 | $\mu \mathrm{A}$ | $V_{D S}=100 \mathrm{~V}, V_{G S}=0 \mathrm{~V}$ |
|  |  | - | - | 250 |  | $V_{D S}=80 \mathrm{~V}, V_{G S}=0 \mathrm{~V}, \mathrm{~T}_{J}=150^{\circ} \mathrm{C}$ |
| IGSS | Gate-to-Source Forward Leakage | - | - | 100 | nA | $V_{G S}=20 \mathrm{~V}$ |
|  | Gate-to-Source Reverse Leakage | -- | - | -100 |  | $V_{G S}=-20 \mathrm{~V}$ |
| $\mathrm{Q}_{\mathrm{g}}$ | Total Gate Charge | - | - | 71 | nC | $\mathrm{I}_{\mathrm{D}}=16 \mathrm{~A}$ |
| $Q_{\text {gs }}$ | Gate-to-Source Charge | - | - | 14 |  | $V_{D S}=80 \mathrm{~V}$ |
| $\mathrm{Q}_{\mathrm{gd}}$ | Gate-to-Drain ("Miller") Charge | - | - | 21 |  | $V_{G S}=10 \mathrm{~V}$, See Fig, 6 and 13 |
| $t_{\text {d }}^{\text {( }}$ ( ${ }^{\text {a }}$ | Turn-On Delay Time | - | 11 | - | ns | $\begin{aligned} & V_{D D}=50 \mathrm{~V} \\ & I_{D}=16 \mathrm{~A} \\ & R_{G}=5.1 \Omega \\ & V_{G S}=10 \mathrm{~V}, \text { See Fig. } 10 \end{aligned}$ |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time | -- | 35 | - |  |  |
| $t_{\text {d(off) }}$ | Turn-Off Delay Time | - | 39 | $\square$ |  |  |
| $\mathrm{tf}^{\text {f }}$ | Fall Time | - | 35 | - |  |  |
| $L_{D}$ | Intemal Drain Inductance | - | 4.5 | - | nH | Between lead. <br> 6 mm (0.25in.) <br> from package and center of die contact |
| Ls | Internal Source Inductance | - | 7.5 | - |  |  |
| $\mathrm{C}_{\text {iss }}$ | Input Capacitance | - | 1960 | - | pF | $\begin{aligned} & V_{G S}=0 \mathrm{~V} \\ & V_{D S}=25 \mathrm{~V} \\ & f=1.0 \mathrm{MHz}, \text { See Fig. } 5 \end{aligned}$ |
| $\mathrm{C}_{\text {oss }}$ | Output Capacitance | - | 250 | - |  |  |
| $\mathrm{C}_{\text {rss }}$ | Reverse Transfer Capacitance | - | 40 | - |  |  |
| EAS | Single Puise Avalanche Energy(2) | - | 7005 | 185(6) | mJ | $\mathrm{I}_{\text {AS }}=16 \mathrm{~A}, \mathrm{~L}=1.5 \mathrm{mH}$ |

Source-Drain Ratings and Characteristics

|  | Parameter | Min. | Typ. | Max. | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Is | Continuous Source Current (Body Diode) | - | - | 33 | A | MOSFET symbol showing the |
| $I_{\text {STM }}$ | Pulsed Source Current (Body Diode)(1) | - | - | 110 |  | integral reverse p-n junction diode. |
| $\mathrm{V}_{\text {SD }}$ | Diode Forward Voltage | - | - | 1.2 | $V$ | $\mathrm{T}_{j}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{S}}=16 \mathrm{~A}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}$ (4) |
| $\mathrm{t}_{\mathrm{rr}}$ | Reverse Recovery Time | - | 115 | 170 | ns | $\begin{aligned} & \mathrm{T}_{J}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{F}}=16 \mathrm{~A} \\ & \mathrm{di} / \mathrm{dt}=100 \mathrm{~A} / \mu \mathrm{s}(4) \end{aligned}$ |
| $\mathrm{Q}_{\text {r }}$ | Reverse Recovery Charge | - | 505 | 760 | nC |  |
| ton | Forward Turn-On Time | Intrinsic tum-on time is negligible (turn-on is dominated by $\mathrm{L}_{\mathrm{s}}+\mathrm{L}_{-}$) |  |  |  |  |

Notes:
(1) Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
(2) Starting $T_{j}=25^{\circ} \mathrm{C}, \mathrm{L}=1.5 \mathrm{mH}$ $R_{G}=25 \Omega, I_{A S}=16 A$. (See Figure 12)
(3) $I_{S D} \leq 16 \mathrm{~A}, \mathrm{di} / d t \leq 340 \mathrm{~A} / \mu \mathrm{s}, \mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{(\mathrm{BR}) \mathrm{DSS}}$ $T_{j} \leq 175^{\circ} \mathrm{C}$
(4) Pulse width $\leq 400 \mu \mathrm{~s}$; duty cycle $\leq 2 \%$
(5) This is a typical value at device destruction and represents operation outside rated limits.
(6) This is a calculated value limited to $T_{j}=175^{\circ} \mathrm{C}$.

International
IOR Rectifier


Fig 1. Typical Output Characteristics


Fig 3. Typical Transfer Characteristics
www.irf.com


Fig 2. Typical Output Characteristics


Fig 4. Normalized On-Resistance Vs. Temperature

## Annexure D

IRF540N


Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage


Fig 7. Typical Source-Drain Diode Forward Voltage

Internationa I $\mathbf{I}$ R Rectifier


Fig 6. Typical Gate Charge Vs Gate-to-Source Voltage


Fig 8. Maximum Safe Operating Area
www.irf.com

## Annexure D



Fig 9. Maximum Drain Current Vs Case Temperature


Fig 10a. Switching Time Test Circuit


Fig 10b. Switching Time Waveforms


Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRF540N


Fig 12a. Unclamped Inductive Test Circuit


Fig 12b. Unclamped Inductive Waveforms


Charge $\longrightarrow$
Fig 13a. Basic Gate Charge Waveform

International I $\boldsymbol{2}$ R Rectifier


Fig 12c. Maximum Avalanche Energy Vs. Drain Current


Fig 13b. Gate Charge Test Circuit


* Reverse Polarity of D.U.T for P-Channel


Fig 14. For $N$-channel HEXFET $^{(\circledR)}$ power MOSFETs
www.irf.com

## IRF540N

## Package Outline

## TO-220AB

Dimensions are shown in millimeters (inches)


NOTES
1 DINENSIONING S TOLERANCING PER AMSIY:ATM 1962.
2 CONTROLLING DIMENSICN INCH

3 OUTLNE CONFORMS TO AEDEC OUTLNE TO.220AB.
4 MERTE*K ALEAD MEASUREMENTS DO NOT NCLUDE bURRS.

## Part Marking Information

## тO-220AB



Data and specifications subject to change without notice.
This product has been designed and qualified for the industrial market. Qualification Standards can be found on IR's Web site.


IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information.03/01
8
www.iff.com

Annexure E


Figure 67 Attenuation characteristics for Butterworth filters (Williams and Taylor, 1995:2.37)


Figure 68 Attenuation characteristics for Chebyshev filters with $0,1 \mathrm{~dB}$ ripple (Williams and Taylor, 1995:2.46)

Table $30 \quad 0,1 \mathrm{~dB}$ Chebyshev $L C$ element values
(Williams and Taylor, 1995:11.27)

|  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $n$ | $R_{s}$ | $C_{1}$ | $L_{2}$ | $C_{3}$ | $L_{4}$ |
| 2 | 1.3554 | 1.2087 | 1.6382 |  |  |
|  | 1.4286 | 0.9771 | 1.9824 |  |  |
|  | 1.6667 | 0.7326 | 2.4885 |  |  |
|  | 2.0000 | 0.5597 | 3.0538 |  |  |
|  | 2.5000 | 0.4169 | 3.8265 |  |  |
|  | 3.3333 | 0.2933 | 5.0502 |  |  |
|  | 5.0000 | 0.1841 | 7.4257 |  |  |
|  | 10.0000 | 0.0868 | 14.4332 |  |  |
|  | Inf. | 1.3911 | 0.8191 |  |  |
| 3 | 1.0000 | 1.4328 | 1.5937 | 1.4328 |  |
|  | 0.9000 | 1.4258 | 1.4935 | 1.6219 |  |
|  | 0.8000 | 1.4511 | 1.3557 | 1.8711 |  |
|  | 0.7000 | 1.5210 | 1.1927 | 2.1901 |  |
|  | 0.6000 | 1.6475 | 1.0174 | 2.6026 |  |
|  | 0.5000 | 1.8530 | 0.8383 | 3.1594 |  |
|  | 0.4000 | 2.1857 | 0.6603 | 3.9675 |  |
|  | 0.3000 | 2.7630 | 0.4860 | 5.2788 |  |
|  | 0.2000 | 3.9418 | 0.3172 | 7.8503 |  |
|  | 0.1000 | 7.5121 | 0.1549 | 15.4656 |  |
|  | Inf. | 1.5133 | 1.5090 | 0.7164 |  |
| 4 | 1.3554 | 0.9924 | 2.1476 | 1.5845 | 1.3451 |
|  | 1.4286 | 0.7789 | 2.3480 | 1.4292 | 1.7001 |
|  | 1.6667 | 0.5764 | 2.7304 | 1.1851 | 2.2425 |
|  | 2.0000 | 0.4398 | 3.2269 | 0.9672 | 2.8563 |
|  | 2.5000 | 0.3288 | 3.9605 | 0.7599 | 3.6976 |
|  | 3.3333 | 0.2329 | 5.1777 | 0.5602 | 5.0301 |
|  | 5.0000 | 0.1475 | 7.6072 | 0.3670 | 7.6143 |
|  | 10.0000 | 0.0704 | 14.8873 | 0.1802 | 15.2297 |
|  | Inf. | 1.5107 | 1.7682 | 1.4550 | 0.6725 |
| $n$ | 1/Rs | $L_{1}$ | $C_{2}$ | $L_{3}$ | C4 |
|  |  |  |  |  |  |

Table 31 Elliptic-function $L C$ element values
(Williams and Taylor, 1995:11.90)

|  | $10=$ |  |  | 4 |  |  |  | CO: 20 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\theta$ | \%, | $A_{\text {mim }}$ | $C_{1}$ | $c_{1}$ | $L_{4}$ | $\mathrm{n}_{2}$ | $c_{3}$ | $G_{4}$ | 4. | n. | Co | $c_{0}$ | 4. | $\Omega$ | $\checkmark$ |
| $r$ | $\infty$ | $\infty$ | 1.335 | 0.0000 | 1.389 | $\infty$ | 2.240 | 0.0000 | 1.515 | $\infty$ | 2.240 | 0.0000 | 1.389 | $x$ | 335 |
| 26 | 2.281172 | 105.4 | 1.310 | 0.0290 | 1.958 | 5.088750 | 2.100 | 0.1353 | 4.357 | 2.333900 | 2.049 | 0.0955 | 1.281 | 2.859592 | 1 34 - |
| 27 | 2.202689 | 109.0 | 1.308 | 0.0314 | 1.955 | 4.848897 | 2.089 | 0.1465 | 1.345 | 2.253156 | 2.034 | 0.1034 | 1.272 | 2.756829 | 1240 |
| 28 | 2.130054 | 100.7 | 1.306 | 0.0339 | 1.953 | 4.672457 | 2.078 | 0.1582 | 1.332 | 2.178409 | 2.019 | 0.1117 | 1.263 | 2.661529 | 1.293 |
| 29 | 2.062665 | 98.5 | 1.304 | 0.0364 | 1.350 | 4.508037 | 2.066 | 0.1704 | 1.319 | 2.109040 | 2.003 | 0.1204 | 1.254 | 2.572921 | 1.296 |
| 30 | 2.000000 | 96.3 | 1.302 | 0.0391 | 1.947 | 4.354434 | 2.054 | 0.1839 | 1.305 | 2.044515 | 1.987 | 0.1295 | 1.245 | 2.490397 | 1.218 |
| 31 | 1.941604 | 94.2 | 1.299 | 0.0480 | 1.344 | 4.210595 | 2.042 | 0.1966 | 1.292 | 1.984368 | 1.970 | 0.1990 | 1.235 | 2.418194 | 1210 |
| 32 | 1.887080 | 92.2 | 1.297 | 0.0449 | 1.341 | 4.075602 | 2.029 | 0.2106 | 1.277 | 1.928190 | 1.952 | 0.1490 | 1.225 | 2.340984 | 1.202 |
| 39 | 1.836078 | 90.2 | 1.294 | 0.0479 | 1.338 | 3.948647 | 2.016 | 0.2252 | 1.262 | 1.875623 | 1.934 | 0.1593 | 1.214 | 2.273259 | 1193 |
| 94 | 1.788292 | 88.3 | 1.292 | 0.0511 | 1.395 | 3.829016 | 2.002 | 0.2404 | 1.247 | 1.826351 | 1.916 | 0.1702 | 1.204 | 2.209625 | 1184 |
| 95 | 1.743447 | 86.4 | 1.289 | 0.0544 | 1.932 | 3.716076 | 1.988 | 0.2562 | 1.292 | 1.780095 | 1.897 | 0.1815 | 1.193 | 2.149731 | 1.175 |
| 36 | 1.701302 | 84.6 | 1.286 | 0.0578 | 1.328 | 3.609267 | 1.973 | 0.2727 | 1.216 | 1.736606 | 1.878 | 0.1932 | 1.181 | 2.099268 | 1165 |
| 37 | 1.661640 | 82.8 | 1.283 | 0.0614 | 1.324 | 3.508087 | 1.959 | 0.2900 | 1.199 | 1.695662 | 1.858 | 0.2055 | 1.169 | 2.039957 | 1155 |
| 98 | 1.624269 | 81.0 | 1.280 | 0.0650 | 1.321 | 3.412086 | 1.943 | 0.3079 | 1.183 | 1.657065 | 1.837 | 0.2183 | 1.157 | 1.989552 | 1145 |
| 99 | 1. 589016 | 79.9 | 1. 277 | 0.0689 | 1.317 | \$.920862 | 1.928 | 0.3267 | 1.165 | 1.620638 | 1.817 | 0.2317 | 1.145 | 1.941890 | 1.195 |
| 40 | 1.555724 | 77.6 | 1.274 | 0.0728 | 1.318 | 3.234050 | 1.912 | 0.9462 | 1. 148 | 1.586220 | 1.795 | 0.2456 | 1.132 | 1.896591 | 1.124 |
| 41 | 1.524253 | 76.0 | 1270 | 0.0770 | 1.308 | 3.151325 | 1.895 | 0.9666 | 1.130 | 1.553668 | 1.773 | 0.2601 | 1.119 | 1.853653 | 1119 |
| 42 | 1.494477 | 74.3 | 1.267 | 0.0812 | 1.304 | 3.072388 | 1.879 | 0.9879 | 1.112 | 1.522851 | 1.751 | 0.2753 | 1.105 | 1.812855 | 1102 |
| 43 | 1.466279 | 72.8 | 1.263 | 0.0857 | 1.300 | 2.996969 | 1.862 | 0.4101 | 1.093 | 1.493651 | 1.728 | 0.2911 | 1.092 | 1.774048 | 1090 |
| 44 | 1.499557 | 71.2 | 1.259 | 0.0903 | 1295 | 2.924824 | 1.844 | 0.4332 | 1.074 | 1.465961 | 1.705 | 0.9076 | 1077 | 1797098 | 109 |
| 45 | 1.414214 | 697 | 1255 | 0.0950 | 1290 | 2.855727 | 1896 | 04575 | 1055 | 1490683 | : 588 | (1) 324 | : | : 0158 : | $\cdots$ |



Figure 69 Elliptic-function low pass response, illustrating $\theta$ (Williams and Taylor, 1995:2.77)

## Annexure G

## Simple rf current probe

A design of a simple rf current probe is given by Ordy (2002:1). [Online]. Available at: <http://www.seed-solutions.com/gregordy/Amateur\ Radio/Experimentation/ RFProbe.htm:>


Figure 70 Schematic of simple rf current probe (Ordy, 2002:1)

The schematic is given in Figure 70 by Ordy (2001:1) The built rf current probe which was used for the measurements done in Chapter 4 is shown in Figure 71. This probe was calibrated at the Randse Afrikaanse Universiteit to a commercial Tektronix current probe.


Figure 71 Simple rf current probe

## Amplitude modulation background

In this annexure the background theory on AM is considered. This include the AM principles, modulation factor and the power in AM waves. Recalling from chapter one, only Amplitude Modulation with double side band and full carrier wave is considered, also known as double side band full carrier (DSBFC).

The following will be covered:

- Principles of AM
- Modulation factor
- Power in AM waves


## 1 Principles of AM

Amplitude modulation is accomplished when a signal amplitude is modulating the amplitude of a radio carrier wave at an appropriate frequency.

The general expression for a sinusoidal carrier wave is given by Green (1985:2):

$$
\begin{equation*}
v=V_{c r} \sin \left(\omega_{c} t+\theta\right) \mathrm{V} \tag{33}
\end{equation*}
$$

The variables in equation (33) represent the following:

- $\quad v$ - instantaneous carrier voltage
- $\quad V_{c r}$ - peak value of $v$ or amplitude of the carrier voltage
- $\theta$ - phase of the carrier voltage at time $t=0$. Here, $\theta$ will be taken as zero
- $\omega_{c r}-2 \pi$ times the carrier frequency


Figure 72 An amplitude modulated wave

For modulation the carrier voltage must be varied in accordance with the characteristics of the modulating signal. Suppose the modulating signal is sinusoidal and is given by (Green, 1985:2):

$$
\begin{equation*}
v=V_{m} \sin \omega_{m} t \mathrm{~V} \tag{34}
\end{equation*}
$$

where $V_{m}$ is the peak modulating value and $\omega_{m}$ is $2 \pi$ times the modulating frequency. Green (1985:2) further states that the amplitude of the carrier must then vary sinusoidally about a mean value of $V_{c r}$ volts (Figure 72). The peak value of this variation should be $V_{m}$ volts, and the frequency of the variation should be $\omega_{m} / 2 \pi$ hertz. The amplitude $A$ of the modulated carrier wave is therefore:

$$
\begin{equation*}
A=V_{c}+V_{m} \sin \omega_{m} t \tag{35}
\end{equation*}
$$

and the expression of the instantaneous voltage of an amplitude modulated wave is:

$$
\begin{equation*}
v=\left(V_{c r}+V_{m} \sin \omega_{m} t\right) \sin \omega_{c r} t \mathrm{~V} \tag{36}
\end{equation*}
$$

multiplying out results in:

$$
\begin{equation*}
v=V_{c r} \sin \omega_{c r} t+V_{m} \sin \omega_{m} t \sin \omega_{c r} t \mathrm{~V} \tag{37}
\end{equation*}
$$

Recalling trigonometric identity:

$$
2 \sin A \sin B=\cos (A-B)-\cos (A+B)
$$

equation (37) can be rewritten as:

$$
v=\left[\begin{array}{l}
V_{c r} \sin \omega_{c r} t+\frac{V_{m}}{2} \cos \left(\omega_{c r}-\omega_{m}\right) t-  \tag{38}\\
\frac{V_{m}}{2} \cos \left(\omega_{c r}+\omega_{m}\right) t
\end{array}\right] \mathrm{V}
$$

Equation (38) shows that a sinusoidally modulated carrier wave contains components at three different frequencies (Green, 1985:2) Note that the modulating frequency, $f_{m}$, is not present. The three frequencies are:

- original carrier frequency, $f_{c r}=\omega_{\mathrm{cr}} / 2 \pi$
- lower side frequency, $f_{c r}-f_{m}=\left(\omega_{\mathrm{cr}}-\omega_{m}\right) / 2 \pi$
- upper side frequency, $f_{c r}+f_{m}=\left(\omega_{\mathrm{cr}}+\omega_{m}\right) / 2 \pi$

The maximum amplitude of the modulated wave occurs when $\sin \omega_{m} t=1$, which is $V_{c r}+V_{m}$. The minimum amplitude occurs when $\sin \omega_{m} \mathrm{t}=-1$, which is $V_{c r}-V_{m}$.

Figure 72 shows the waveform of a sinusoidally modulated wave, the outline of the wave is known as the modulation envelope. The modulating envelope has the same waveform as the original modulating signal.

When the wave is displayed on amplitude versus frequency then the band of the side frequencies below the carrier frequency is known as the lower side band, while the band above the carrier forms the upper side band.

## 2 Modulation factor

The modulated wave in Figure 72 shows the modulation as $V_{m}$. As $V_{c r}-V_{m}$ approaches zero the higher the modulation. The amount of modulation can be given as the modulation factor, $m$, with $A$ as the amplitude and can be expressed as:

$$
\begin{equation*}
m=\frac{\max A-\min A}{\max A+\min A} \tag{39}
\end{equation*}
$$

When equation (39) is expressed as a percentage, $m$ is known as the percentage modulation, or the depth of modulation.

The maximum amplitude in equation (39) is $V_{c r}+V_{m}$ and the minimum amplitude is $V_{c r}-V_{m}$. Equation (39) can be restated as:

$$
\begin{align*}
m & =\frac{\left(V_{c r}+V_{m}\right)-\left(V_{c r}-V_{m}\right)}{\left(V_{c r}+V_{m}\right)+\left(V_{c r}-V_{m}\right)}  \tag{40}\\
& =\frac{V_{m}}{V_{c r}}
\end{align*}
$$

If $m$ is one, or 100 percent modulation occurs then $V_{c r}=V_{m}$.

## 3 Power in AM waves

Green (1985:8) states that if the RMS voltage of an amplitude modulated wave is $V$, then the total power, $P_{1}$, dissipated by that wave in a resistance $R$ is given by:

$$
\begin{align*}
P_{t} & =\frac{V^{2}}{R}  \tag{41}\\
& =P_{c r}\left(1+\frac{1}{2} m^{2}\right) \mathrm{W}
\end{align*}
$$

The power dissipated by the carrier component alone is:

$$
P_{c r}=\frac{V_{c r}^{2}}{2 R} \mathrm{~W}
$$

Therefore:

$$
\begin{align*}
\frac{P_{t}}{P_{c r}} & =\frac{2 V^{2}}{V_{c r}^{2}}=\frac{P_{c r}\left(1+\frac{1}{2} m^{2}\right)}{P_{c r}} \\
2 V^{2} & =V_{c r}^{2}\left(1+\frac{1}{2} m^{2}\right)  \tag{42}\\
V & =\frac{V_{c r}}{\sqrt{2}} \sqrt{1+\frac{1}{2} m^{2}} \mathrm{~V}
\end{align*}
$$

Equation (41) can be rewritten when 100 percent modulation is used. Thus, $m$ will be equal to one:

$$
\begin{aligned}
P_{t} & =P_{c r}\left(1+\frac{1}{2} m^{2}\right) \\
& =P_{c r}\left(1+\frac{1}{2} 1^{2}\right) \\
& =\frac{3}{2} P_{c r} \mathrm{~W}
\end{aligned}
$$

but:

$$
\begin{align*}
P_{t} & =P_{c r}+P_{m} \\
P_{m} & =P_{t}-P_{c r} \\
& =\frac{3}{2} P_{c r}-P_{c r}  \tag{43}\\
& =\frac{1}{2} P_{c r} \mathrm{~W}
\end{align*}
$$

## Annexure H

This shows that for 100 percent modulation, the modulation power will be half of the carrier power or a third of the total power.

## 4 Summary

This annexure gave the AM theory which was used in chapter three.

## Annexure I

## International IgR Rectifier

- Advanced Process Technology
- Dynamic dv/dt Rating
- $175^{\circ} \mathrm{C}$ Operating Temperature
- Fast Switching
- Fully Avalanche Rated
- Ease of Paralleling
- Simple Drive Requirements



## Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-247 package is preferred for commercial-industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because of its isolated mounting hole.


## Absolute Maximum Ratings

|  | Parameter | Max. | Units |
| :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{D}} @ T_{C}=25^{\circ} \mathrm{C}$ | Continuous Drain Current. V ${ }_{\text {GS }}$ @ 10V | 30 | A |
| $\mathrm{I}_{\mathrm{D}}$ @ $\mathrm{T}_{\mathrm{C}}=100^{\circ} \mathrm{C}$ | Continuous Drain Current, $\mathrm{V}_{\text {GS }}$ @ 10V | 21 |  |
| DM | Pulsed Drain Current (1) | 120 |  |
| $P_{D} @ T_{C}=25^{\circ} \mathrm{C}$ | Power Dissipation | 214 | W |
|  | Linear Derating Factor | 1.4 | W/ ${ }^{\circ} \mathrm{C}$ |
| $V_{G S}$ | Gate-to-Source Voltage | $\pm 20$ | $\checkmark$ |
| $\mathrm{E}_{\text {AS }}$ | Single Pulse Avalanche Energy(1) | 315 | mJ |
| ${ }_{\text {AR }}$ | Avalanche Current(1) | 30 | A |
| $\mathrm{E}_{\text {AR }}$ | Repetitive Avalanche Energy (1) | 21 | mJ |
| $\mathrm{dv} / \mathrm{dt}$ | Peak Diode Recovery dv/dt (3) | 8.6 | $\mathrm{V} / \mathrm{ns}$ |
| $\begin{aligned} & \hline T_{J} \\ & T_{S T G} \end{aligned}$ | Operating Junction and Storage Temperature Range | -55 to +175 | ${ }^{\circ} \mathrm{C}$ |
|  | Soldering Temperature, for 10 seconds | 300 (1.6mm from case ) |  |
|  | Mounting torque, 6-32 or M3 srew | $10 \mathrm{lbf} \cdot \mathrm{in}(1.1 \mathrm{~N} \cdot \mathrm{~m})$ |  |

## Thermal Resistance

|  | Parameter | Typ. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: |
| $R_{\text {ӨJC }}$ | Junction-to-Case | - | 0.7 |  |
| $R_{\text {QCS }}$ | Case-to-Sink, Flat, Greased Surface | 0.24 | - |  |
| $R_{\text {日JA }}$ | Junction-to-Ambient | - | 0 |  |

www.irf.com

## Annexure I

IRFP250N
International
IOR Rectifier

## Electrical Characteristics @ $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ (unless otherwise specified)

|  | Parameter | Min. | Typ. | Max. | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {(BR) }}$ OSS | Drain-to-Source Breakdown Voltage | 200 | - | - | V | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{l}_{\mathrm{D}}=250 \mu \mathrm{~A}$ |
| $\Delta V_{\text {(ER;DSS }} / \Delta T_{\text {J }}$ | Breakdown Voltage Temp. Coefficient | - | 0.26 | - | $\mathrm{V} /{ }^{\circ} \mathrm{C}$ | Reference to $25^{\circ} \mathrm{C}, \mathrm{ID}_{\mathrm{D}}=1 \mathrm{~mA}$ |
| $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ | Static Drain-to-Source On-Resistance | - | - | 0.075 | $\Omega$ | $V_{G S}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=18 \mathrm{~A}$ |
| $\mathrm{V}_{\text {GS (th) }}$ | Gate Threshold Voltage | 2.0 | - | 4.0 | V | $V_{\text {DS }}=V_{\text {GS }} \mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}$ |
| gis | Forward Transconductance | 17 | - | - | S | $V_{D S}=50 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=18 \mathrm{~A}$ (4) |
| ldss | Drain-to-Source Leakage Current | - | - | 25 | $\mu A$ | $V_{D S}=200 \mathrm{~V}, V_{G S}=0 \mathrm{~V}$ |
|  |  | - | - | 250 |  | $V_{D S}=160 \mathrm{~V}, V_{G S}=0 \mathrm{~V}, \mathrm{~T}_{J}=150^{\circ} \mathrm{C}$ |
| Igss | Gate-fo-Source Forward Leakage | - | - | 100 | nA | $V_{\text {GS }}=20 \mathrm{~V}$ |
|  | Gate-to-Source Reverse Leakage | - | - | -100 |  | $V_{G S}=-20 \mathrm{~V}$ |
| $\mathrm{Q}_{\mathrm{g}}$ | Total Gate Charge | - | - | 123 | $n \mathrm{C}$ | $\begin{align*} & I_{D}=18 \mathrm{~A} \\ & V_{D S}=160 \mathrm{~V} \\ & V_{G S}=10 \mathrm{~V}, \text { See Fig. } 6 \text { and } 13 \tag{4} \end{align*}$ |
| $Q_{\text {gs }}$ | Gate-to-Source Charge | - | - | 21 |  |  |
| $Q_{\text {gd }}$ | Gate-to-Drain ("Miller") Charge | - | - | 57 |  |  |
| $\mathrm{t}_{\mathrm{d}(\mathrm{on})}$ | Turn-On Delay Time | - | 14 | - | ns | $\begin{aligned} & V_{D D}=100 \mathrm{~V} \\ & l_{D}=18 \mathrm{~A} \\ & R_{G}=3.9 \Omega \\ & R_{D}=5.5 \Omega, \text { See Fig. } 10(4) \end{aligned}$ |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time | - | 43 | - |  |  |
| $t_{\text {dioff }}$ | Turn-Off Delay Time | - | 41 | - |  |  |
| $\mathrm{tf}_{\text {f }}$ | Fall Time | - | 33 | - |  |  |
| LD | Intemal Drain Inductance | - | 4.5 | - | nH | Between lead, <br> $6 \mathrm{~mm}(0.25 \mathrm{in}$.) <br> from package and center of die contact |
| Ls | Intemal Source Inductance | - | 7.5 | - |  |  |
| $\mathrm{C}_{\text {iss }}$ | Input Capacitance | - | 2159 | - | pF | $\begin{aligned} & V_{G S}=0 \mathrm{~V} \\ & V_{D S}=25 \mathrm{~V} \\ & f=1.0 \mathrm{MHz} \text {, See Fig. } 5 \end{aligned}$ |
| $\mathrm{C}_{\text {oss }}$ | Output Capacitance | - | 315 | - |  |  |
| $\mathrm{C}_{\text {rss }}$ | Reverse Transfer Capacitance | - | 83 | - |  |  |

## Source-Drain Ratings and Characteristics

|  | Parameter | Min. | Typ. | Max. | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Is | Continuous Source Current (Body Diode) | - | - | 30 | A | MOSFET symbol showing the |
| ISM | Pulsed Source Current (Body Diode)(1) | - | - | 120 |  | integral reverse p-n junction diode. |
| $V_{\text {SD }}$ | Diode Forward Voltage | - | - | 1.3 | V | $\mathrm{T}_{J}=25^{\circ} \mathrm{C}, \mathrm{I}_{S}=18 \mathrm{~A}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}$ (4) |
| $t_{\text {II }}$ | Reverse Recovery Time | - | 186 | 279 | ns | $\begin{aligned} & \mathrm{T}_{J}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{F}}=18 \mathrm{~A} \\ & \mathrm{di} / \mathrm{dt}=100 \mathrm{~A} / \mu \mathrm{s}(4) \end{aligned}$ |
| $\mathrm{Q}_{\text {rr }}$ | Reverse Recovery Charge | - | 1.3 | 2.0 | $\mu \mathrm{C}$ |  |
| $\mathrm{t}_{\text {07 }}$ | Fowward Turn-On Time | Intrinsic tum-on time is negligible (turn-on is dominated by $\mathrm{L}_{\mathrm{S}}+\mathrm{L}_{-\mathrm{D}}$ ) |  |  |  |  |

Notes:
(1) Repetitive rating; pulse width limited by max. junction temperature. (See Fig. 11)
(2) Starting $\mathrm{T}_{j}=25^{\circ} \mathrm{C}, \mathrm{L}=1.9 \mathrm{mH}$ $R_{G}=25 \Omega, I_{A S}=18 \mathrm{~A}$. (See Figure 12)
(3) $I_{S D} \leq 18 \mathrm{~A}, \mathrm{di} / \mathrm{dt} \leq 374 \mathrm{~A} / \mu \mathrm{s}, V_{D D} \leq V_{\langle B R) D S S}$, $\mathrm{T}_{\mathrm{J}} \leq 175^{\circ} \mathrm{C}$
(4) Pulse width $\leq 300 \mu \mathrm{~s}$; duty cycle $\leq 2 \%$


Fig 1. Typical Output Characteristics


Fig 3. Typical Transfer Characteristics


Fig 2. Typical Output Characteristics


Fig 4. Normalized On-Resistance
Vs. Temperature

Annexure I
IRFP250N
International
IOR Rectifier


Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage


Fig 7. Typical Source-Drain Diode Forward Voltage


Fig 6. Typical Gate Charge Vs Gate-to-Source Voltage


Fig 8. Maximum Safe Operating Area

## Annexure I

International
IOR Rectifier


Fig 9. Maximum Drain Current Vs. Case Temperature

IRFP250N


Fig 10a. Switching Time Test Circuit


Fig 10b. Switching Time Waveforms


Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

## RFP250N

Fig 12a. Unclamped Inductive Test Circuit

Fig 12b. Unclamped Inductive Waveforms


Fig 13a. Basic Gate Charge Waveform


International IORRectifier


Fig 12c. Maximum Avalanche Energy Vs. Drain Current


Fig 13b. Gate Charge Test Circuit


* $V_{G S}=5 \mathrm{~V}$ for Logic Level Devices

Fig 14. For N -Channel HEXFETS

## IRFP250N

## Package Outline

## TO-247AC Outline

Dimensions are shown in millimeters (inches)



## Part Marking Information <br> TO-247AC

```
EXAMPLE: THIS IS AN IRFPE30
    WITH ASSEMBLY
    LOT CODE 3A1Q
```



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 IR EUROPEAN REGIONAL CENTRE: 439/445 Godstone Rd, Whyteleafe, Surrey CR3 OBL, UK Tel: ++ 44 (0)20 86458000 IR CANADA: 15 Lincoln Court, Brampton. Ontario L6T3Z2, Tel: (905) 4532200 IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 (0) 617296590 IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 390114510111
IR JAPAN: K\&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo 171 Tel: 81 (0)3 39830086 IR SOUTHEAST ASIA: 1 Kim Seng Promenade, Great World City West Tower, 13-11, Singapore 237994 Tel: ++65 (0)838 4630 IR TAIWAN:16 FI. Suite D. 207. Sec. 2, Tun Haw South Road, Taipei, 10673 Tel: 886-(0)2 23779936 Data and specifications subject to change without notice. 10100

## Annexure J

## FAIRCHILD

October 1987
Revised September 2003
SEMICDNDUCTロRTM

## CD40106BC

## Hex Schmitt Trigger

## General Description

The CD40106BC Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with $N$ and P-channel enhancement transistors. The positive and negative-going threshold voltages, $\mathrm{V}_{\mathrm{T}+}$ and $\mathrm{V}_{\mathrm{T}-}$ show low variation with respect to temperature (typ $0.0005 \mathrm{~V} /{ }^{\circ} \mathrm{C}$ at $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ ), and hysteresis, $\mathrm{V}_{\mathrm{T}_{+}}-\mathrm{V}_{\mathrm{T}_{-}} \geq 0.2$
$V_{D O}$ is guaranteed.
All inputs are protected from damage due to static discharge by diode clamps to $V_{D D}$ and $V_{S S}$.

## Features

- Wide supply voltage range: 3 V to $\uparrow 5 \mathrm{~V}$
n High noise immunity: $0.7 \mathrm{~V}_{\mathrm{DO}}$ (typ.)
- Low power TTL compatibility:

Fan out of 2 driving 74L or 1 driving 74LS

- Hysteresis: $0.4 \mathrm{~V}_{\mathrm{DD}}$ (typ.)
$0.2 V_{\text {DD }}$ guaranteed
- Equivalent to MM74C14


## Ordering Code:

| Order Number | Package Number | Package Description |
| :--- | :---: | :--- |
| CD40106BCM | M14A | 14 -Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow |
| CD40106BCN | N14A | 14-Lead Plastıc Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide |

Devices aiso avallable In Tape and Reel. Specify by appending the sutfix letter $X^{-}$to the ordering code.

Connection Diagram


## Schematic Diagram



## Annexure J

Absolute Maximum Ratings(Note 1) (Note 2)

| DC Supply Voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) | -0.5 to $+18 \mathrm{~V}_{\mathrm{DC}}$ |
| :--- | ---: |
| Input Voltage $\left(\mathrm{V}_{\mathbb{N}}\right)$ | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}_{\mathrm{DC}}$ |
| Storage Temperature Range $\left(\mathrm{T}_{\mathrm{S}}\right)$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Power Dissipation ( $\left.\mathrm{P}_{\mathrm{D}}\right)$ |  |
| Dual-In-Line | 700 mW |
| Small Outline | 500 mW |
| Lead Temperature ( $\mathrm{T}_{\mathrm{L}}$ ) |  |
| (Soldering, 10 seconds) | $260^{\circ} \mathrm{C}$ |

Recommended Operating Conditions (Note 2)

| DC Supply Voltage $\left(V_{D D}\right)$ | 3 to $15 V_{D C}$ |
| :--- | ---: |
| Input Voltage $\left(V_{I N}\right)$ | 0 to $V_{D D} V_{D C}$ |
| Operating Temperature Range $\left(T_{A}\right)$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannol be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of -Recom mended Operating Conditions' and "Electrical Charactaristics' providas conditions for actual device operation.
Note 2: $\mathrm{v}_{\mathrm{SS}}=0 \mathrm{~V}$ unless othervise spacified.

DC Electrical Characteristics (Note 3)

| Symbol | Parameter | Conditions | $-55^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+125 \mathrm{C}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Tур | Max | Min | Max |  |
| ${ }^{\text {DO }}$ | Quiescent Device Current | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D C}=10 \mathrm{~V} \\ & V_{D C}=15 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 4.0 \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 4.0 \end{aligned}$ |  | $\begin{gathered} 30 \\ 60 \\ 120 \end{gathered}$ | $\mu \mathrm{A}$ |
| VoL | LOW Level Output Voltage | $\begin{aligned} & \\| O L<1!\mathrm{A} \\ & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=15 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ |  |  | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ |  | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH Level Output Voltage | $\begin{aligned} & \mid I_{O}<1 \mu \mathrm{~A} \\ & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=15 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 4.95 \\ 995 \\ 14.95 \end{gathered}$ |  | $\begin{gathered} 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ 15 \end{gathered}$ |  | $\begin{gathered} 4.95 \\ 0.95 \\ 14.95 \end{gathered}$ |  | V |
| $V_{T}$ | Negative-Going Threshold Voltage | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, V_{O}=4.5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V}, V_{O}=9 \mathrm{~V} \\ & V_{D D}=15 \mathrm{~V}, V_{O}=135 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.7 \\ & 1.4 \\ & 2.1 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 4.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 0.7 \\ & 1.4 \\ & 2.1 \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 3.2 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 4.0 \\ & 60 \end{aligned}$ | $\begin{aligned} & 0.7 \\ & 1.4 \\ & 2.1 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 4.0 \\ & 6.0 \end{aligned}$ | V |
| $V_{\text {T* }}$ | Positive-Going Threshold Voltage | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, V_{O}=05 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V}, V_{O}=1 \mathrm{~V} \\ & V_{D D}=15 \mathrm{~V}, V_{O}=1.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \hline 3.0 \\ & 6.0 \\ & 9.0 \end{aligned}$ | $\begin{gathered} 4.3 \\ 8.6 \\ 12.9 \end{gathered}$ | $\begin{aligned} & \hline 3.0 \\ & 6.0 \\ & 9.0 \end{aligned}$ | $\begin{gathered} 3.6 \\ 6.8 \\ 10.0 \end{gathered}$ | $\begin{gathered} 4.3 \\ 8.6 \\ 12.9 \end{gathered}$ | $\begin{aligned} & 3.0 \\ & 6.0 \\ & 9.0 \end{aligned}$ | $\begin{gathered} \hline 4.3 \\ 8.6 \\ 129 \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{H}}$ | Hysteresis ( $V_{T}-V_{T}$ ) <br> Voltage | $\begin{aligned} & V_{D O}=5 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V} \\ & V_{D D}=15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 3.0 \end{aligned}$ | $\begin{gathered} 3.6 \\ 72 \\ 108 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 2.2 \\ & 3.6 \\ & 5.0 \end{aligned}$ | $\begin{gathered} \hline 3.6 \\ 7.2 \\ 10.8 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 2.0 \\ & 3.0 \end{aligned}$ | $\begin{gathered} \hline 3.6 \\ 7.2 \\ 108 \end{gathered}$ | V |
| ${ }^{\text {IOL }}$ | LOW Level Output Current (Note 3) | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, V_{O}=04 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V}, V_{O}=0.5 \mathrm{~V} \\ & V_{D C}=15 \mathrm{~V}, V_{D}=1.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \hline 064 \\ 1.6 \\ 4.2 \end{gathered}$ |  | $\begin{gathered} \hline 0.51 \\ 1.3 \\ 3.4 \end{gathered}$ | $\begin{gathered} 0.88 \\ 225 \\ 8.8 \end{gathered}$ |  | $\begin{gathered} \hline 0.36 \\ 0.9 \\ 2.4 \end{gathered}$ |  | mA |
| loH | HIGH Level Output Current (Note 3) | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, V_{O}=46 \mathrm{~V} \\ & V_{D D}=10 \mathrm{~V}, V_{O}=9.5 \mathrm{~V} \\ & V_{D D}=15 \mathrm{~V}, V_{O}=135 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -0.64 \\ & -16 \\ & -4.2 \end{aligned}$ |  | $\begin{gathered} -0.51 \\ -13 \\ -3.4 \end{gathered}$ | $\begin{gathered} -0.88 \\ -2.25 \\ -88 \end{gathered}$ |  | $\begin{gathered} -036 \\ -0.9 \\ -2.4 \end{gathered}$ |  | mA |
| 1 IN | Input Current | $\begin{aligned} & V_{D D}=15 \mathrm{~V}, V_{I N}=0 \mathrm{~V} \\ & V_{D D}=15 \mathrm{~V}, V_{1 \mathbb{N}}=15 \mathrm{~V} \end{aligned}$ |  | $\begin{array}{r} -0.1 \\ 0.1 \end{array}$ |  | $\begin{gathered} -10^{-5} \\ 10^{5} \end{gathered}$ | $\begin{array}{r} -\overline{0.1} \\ 0.1 \end{array}$ |  | $\begin{gathered} -10 \\ 1.0 \end{gathered}$ | $\mu \mathrm{A}$ |
| Note 3: $\mathrm{I}_{\mathrm{OH}}$ and $\mathrm{IOL}_{\text {a }}$ are tested one output at a time. |  |  |  |  |  |  |  |  |  |  |

$\mathrm{t}_{\mathrm{f}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}$

$$
\begin{aligned}
& t_{1}=R C ; \cap \frac{V_{T+}}{V_{T-}} \\
& t_{2} \approx R C \in \frac{V_{D D}-V_{T-}}{V_{D D}-V_{T+}} \\
& 1=\frac{1}{R C i n \frac{V_{T} \cdot\left(V_{D D}-V_{T}\right)}{V_{T}-\left(V_{D D} \cdots V_{T+}\right)}}
\end{aligned}
$$

Note: The equatons assume
$\mathrm{I}_{1}+\mathrm{t}_{2} \gg \mathrm{I}_{\mathrm{PHL}}+\mathrm{L}_{\mathrm{PLH}}$


## Annexure K

## FEATURES

- High current (max. 1.5 A )
- Low voltage (max. 80 V )


## APPLICATIONS

- Driver stages in hi-fi amplifiers and television circuits.


## DESCRIPTION

NPN power transistor in a TO-126; SOT32 plastic package. PNP complements: BD136, BD138 and BD140.

## PINNING

| PIN | DESCRIPTION |
| :---: | :--- |
| 1 | emitter |
| 2 | collector, connected to metal part of <br> mounting surface |
| 3 | base |

LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CBO }}$ | collector-base voltage BD135 BD137 BD139 | open emitter |  | $\begin{aligned} & 45 \\ & 60 \\ & 100 \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & V \end{aligned}$ |
| $V_{\text {CEO }}$ | collector-emitter voltage <br> BD135 <br> BD137 <br> BD139 | open base |  | $\begin{aligned} & 45 \\ & 60 \\ & 80 \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & V \end{aligned}$ |
| $V_{\text {EBO }}$ | emitter-base voltage | open collector | - | 5 | V |
| ${ }^{\text {I C }}$ | collector current (DC) |  | - | 1.5 | A |
| ICM | peak collector current |  | - | 2 | A |
| $l_{\text {BM }}$ | peak base current |  | - | 1 | A |
| $P_{\text {tot }}$ | total power dissipation | $\mathrm{T}_{\mathrm{mb}} \leq 70^{\circ} \mathrm{C}$ | - | 8 | W |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature |  | - | 150 | ${ }^{\circ} \mathrm{C}$ |
| Tamb | operating ambient temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |

## Annexure K

THERMAL CHARACTERISTICS

| SYMBOL | PARAMETER | CONDITIONS | VALUE | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $R_{\text {th } j-2}$ | thermal resistance from junction to ambient | note 1 | 100 | $\mathrm{~K} W$ |
| $R_{\text {th } j-m b}$ | thermal resistance from junction to mounting base |  | 10 | KIW |

Note

1. Refer to TO-126: SOT32 standard mounting conditions.

CHARACTERISTICS
$\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {CBO }}$ | collector cut-off current | $l_{E}=0 ; V_{C B}=30 \mathrm{~V}$ | - | - | 100 | nA |
|  |  | $\mathrm{I}_{E}=0 ; V_{C B}=30 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}$ | - | - | 10 | $\mu \mathrm{A}$ |
| $l_{\text {EBO }}$ | emitter cut-off current | $t_{C}=0 ; V_{E B}=5 \mathrm{~V}$ | - | - | 100 | nA |
| $\mathrm{h}_{\text {FE }}$ | DC current gain | $\begin{aligned} \mathrm{V}_{\mathrm{CE}} & =2 \mathrm{~V} ; \text { (see Fig.2) } \\ \mathrm{I}_{\mathrm{C}} & =5 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{C}} & =150 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{C}} & =500 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 40 \\ & 63 \\ & 25 \end{aligned}$ | - - - | $250$ |  |
|  | $\begin{aligned} & \text { DC current gain } \\ & \text { BD135-10; BD137-10; BD139-10 } \\ & \text { BD135-16; BD137-16; BD139-16 } \end{aligned}$ | $\begin{aligned} & l_{C}=150 \mathrm{~mA} ; \mathrm{V}_{C E}=2 \mathrm{~V} ; \\ & \text { (see Fig.2) } \end{aligned}$ | $\begin{aligned} & 63 \\ & 100 \end{aligned}$ | $-$ | $\begin{aligned} & 160 \\ & 250 \end{aligned}$ |  |
| $V_{\text {CEsat }}$ | collector-emitter saturation voltage | $\mathrm{I}_{\mathrm{C}}=500 \mathrm{~mA} ; \mathrm{I}_{\mathrm{B}}=50 \mathrm{~mA}$ | - | - | 0.5 | V |
| $V_{\text {BE }}$ | base-emitter voltage | $\mathrm{I}_{\mathrm{C}}=500 \mathrm{~mA} ; \mathrm{V}_{C E}=2 \mathrm{~V}$ | - | - | 1 | V |
| $\mathrm{f}_{\mathrm{T}}$ | transition frequency | $\begin{aligned} & I_{C}=50 \mathrm{~mA} ; V_{C E}=5 \mathrm{~V} ; \\ & f=100 \mathrm{MHz} \end{aligned}$ | - | 190 | - | MHz |
| $\frac{h_{\text {FE1 }}}{h_{\text {FE2 }}}$ | DC current gain ratio of the complementary pairs | $\left\|I_{C}\right\|=150 \mathrm{~mA} ;\left\|\mathrm{V}_{C E}\right\|=2 \mathrm{~V}$ | - | 1.3 | 1.6 |  |

## FEATURES

- High current (max. 1.5 A)
- Low voltage (max. 80 V ).


## APPLICATIONS

- General purpose power applications, e.g. driver stages in hi-fl amplifiers and television circuits


## DESCRIPTION

PNP power transistor in a TO-126; SOT32 plastic package. NPN complements: BD135, BD137 and BD139.

## PINNING

| PIN | DESCRIPTION |
| :---: | :--- |
| 1 | emitter |
| 2 | collector, connected to metal part of <br> mounting surface |
| 3 | base |



Fig. 1 Simplified outline (TO-126; SOT32) and symbol.

Limiting values
In accordance with the Absolute Maximum Rating System (IEC 134)

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CBO }}$ | collector-base voltage <br> BD136 <br> BD138 <br> BD140 | open emitter | - - -- - | $\begin{aligned} & -45 \\ & -60 \\ & -100 \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & V \end{aligned}$ |
| $V_{\text {CEO }}$ | collector-emitter voltage <br> BD136 <br> BD138 <br> BD140 | open base | $\left.\right\|_{-} ^{-}$ | $\begin{aligned} & -45 \\ & -60 \\ & -80 \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & V \end{aligned}$ |
| $V_{\text {Ebo }}$ | emitter-base voltage | open collector | - | -5 | V |
| $\mathrm{I}_{\mathrm{C}}$ | collector current (DC) |  | - | -1.5 | A |
| ICM | peak collector current |  | - | -2 | A |
| ${ }^{1} \mathrm{BM}$ | peak base current |  | - | -1 | A |
| $P_{\text {tot }}$ | total power dissipation | $\mathrm{T}_{\mathrm{mb}} \leq 70^{\circ} \mathrm{C}$ | - | 8 | W |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature |  | - | 150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {amb }}$ | operating ambient temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |

## Annexure K

THERMAL CHARACTERISTICS

| SYMBOL | PARAMETER | CONDITIONS | VALUE | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{R}_{\text {th } \mathrm{j} \text {-a }}$ | thermal resistance from junction to ambient | note 1 | 100 | KW |
| $\mathrm{R}_{\text {th } j \text {-mb }}$ | thermal resistance from junction to mounting base |  | 10 | KW |

Note

1. Refer to TO-126 (SOT32) standard mounting conditions.

CHARACTERISTICS
$T_{j}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icbo | collector cut-off current | $\mathrm{I}_{E}=0 ; V_{C B}=-30 \mathrm{~V}$ | - | - | $-100$ | nA |
|  |  | $\mathrm{I}_{E}=0 ; \mathrm{V}_{C B}=-30 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}$ | - | - | -10 | $\mu A$ |
| $\mathrm{I}_{\text {Ebo }}$ | emitter cut-off current | $\mathrm{I}_{\mathrm{C}}=0 ; \mathrm{V}_{\mathrm{EB}}=-5 \mathrm{~V}$ | - | - | -100 | nA |
| $h_{\text {FE }}$ | DC current gain | $\begin{aligned} V_{C E} & =-2 \mathrm{~V} ; \text { (see Fig.2) } \\ I_{C} & =-5 \mathrm{~mA} \\ I_{C} & =-150 \mathrm{~mA} \\ I_{C} & =-500 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 40 \\ & 63 \\ & 25 \end{aligned}$ |  | $250$ |  |
|  | DC current gain BD136-10; BD138-10; BD140-10 BD136-16; BD138-16; BD140-16 | $\begin{aligned} & \mathrm{I}_{\mathrm{C}}=-150 \mathrm{~mA} ; \mathrm{V}_{\mathrm{CE}}=-2 \mathrm{~V} ; \\ & \text { (see Fig.2) } \end{aligned}$ | $\begin{aligned} & 63 \\ & 100 \end{aligned}$ | $\left.\right\|_{-} ^{-}$ | $\begin{array}{\|l\|} \hline 160 \\ 250 \\ \hline \end{array}$ |  |
| $V_{\text {CEsat }}$ | collector-emitter saturation voltage | $\mathrm{I}_{\mathrm{C}}=-500 \mathrm{~mA} ; \mathrm{I}_{\mathrm{E}}=-50 \mathrm{~mA}$ | - | - | -0.5 | V |
| $V_{\text {BE }}$ | base-emitter voltage | $\mathrm{I}_{\mathrm{C}}=-500 \mathrm{~mA} ; \mathrm{V}_{\mathrm{CE}}=-2 \mathrm{~V}$ | - | - | -1 | V |
| $\mathrm{f}_{\mathrm{T}}$ | transition frequency | $\begin{aligned} & I_{C}=-50 \mathrm{~mA} ; V_{C E}=-5 \mathrm{~V} ; \\ & f=100 \mathrm{MHz} \end{aligned}$ | - | 160 | - | MHz |
| $\frac{h_{\mathrm{FE} 1}}{\mathrm{~h}_{\mathrm{FE} 2}}$ | DC current gain ratio of the complementary pairs | $\left\|I_{C}\right\|=150 \mathrm{~mA} ;\left\|\mathrm{V}_{C E}\right\|=2 \mathrm{~V}$ | - | 1.3 | 1.6 |  |

## CURRENT LIMITING SINGLE CHANNEL. DRIVER

## Features

- Floating channel designed for bootstrap operation

Fully operational to +500 V
Tolerant to negative transient voltage dV/dt immune

- Gate drive supply range from 12 to 18 V
- Undervoltage lockout
- Current detection and limiting loop to limit driven power transistor current
- Error lead indicates fault conditions and programs shutdown time
- Output in phase with input
- $2.5 \mathrm{~V}, 5 \mathrm{~V}$ and 15 V input logic compatible


## Product Summary

| Voffset | 500 V max. |
| :---: | :---: |
| lo $+/-$ | $1 \mathrm{~A} / 2 \mathrm{~A}$ |
| Vout | $12-18 \mathrm{~V}$ |
| VCSth | 230 mV |
| ton/off (typ.) | $150 \& 150 \mathrm{~ns}$ |

## Packages



## Description

The $\operatorname{IR} 2125(\mathrm{~S})$ is a high voltage, high speed power MOSFET and IGBT driver with over-current limiting protection circuitry. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. Logic inputs are compatible with standard CMOS or LSTTL outputs, down to 2.5 V logic. The output driver features a high pulse current uffer stage designed for minimum driver cross-conduction. The protection circuitry detects over-current in the driven power transistor and limits the gate drive voltage. Cycle by cycle shutdown is programmed by an externa capacitor which directly controls the time interval between detection of the over-current limiting conditions and latched shutdown. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high or low side configuration which operates up to 500 volts.


## Annexure L

IR2125(S) \& (PbF)
International
IOR Rectifier

## Absolute Maximum Ratings

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still alr conditions.

| Symbol | Definition | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $V_{B}$ | High Side Floating Supply Voltage | -0.3 | 525 | V |
| $V_{S}$ | High Side Floating Offset Voltage | $V_{B}-25$ | $V_{B}+0.3$ |  |
| $\mathrm{V}_{\mathrm{HO}}$ | High Side Floating Outpul Voltage | $V_{S}-0.3$ | $V_{B}+0.3$ |  |
| $V_{C C}$ | Logic Supply Voltage | -0.3 | 25 |  |
| $V_{\mathbb{N}}$ | Logic Input Voltage | -0.3 | $\mathrm{V}_{C C}+0.3$ |  |
| VERR | Error Signal Voltage | -0.3 | $\mathrm{V}_{C C}+0.3$ |  |
| $\mathrm{V}_{\text {CS }}$ | Current Sense Voltage | $\mathrm{V}_{S}-0.3$ | $V_{B}+0.3$ |  |
| $\mathrm{V}_{\mathrm{S}} / \mathrm{dt}$ | Allowable Offset Supply Voltage Transient | -- | 50 | $\mathrm{V} / \mathrm{ns}$ |
| PD | Package Power Dissipation @ $\mathrm{T}_{\mathrm{A}} \leq+25^{\circ} \mathrm{C}$ (8 lead PDIP) | - | 1.0 | W |
|  | (16 lead SOIC) | - | 1.25 |  |
| RthJA | Thermal Resistance, Junction to Ambient (8 lead PDIP) | - | 125 | ${ }^{\circ} \mathrm{C}$ W |
|  | (161Lead SOIC) | - | 100 |  |
| $\mathrm{T}_{\mathrm{j}}$ | Junction Temperature | - | 150 | ${ }^{\circ} \mathrm{C}$ |
| TS | Storage Temperature | -55 | 150 |  |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature (Soldering, 10 seconds) | - | 300 |  |

## Recommended Operating Conditions

The InpuVOutput logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The $V_{S}$ offset rating is tested with all supplies biased at 15 V differential

| Symbol | Definition | Min. | Max. | Units. |
| :---: | :--- | :---: | :---: | :---: |
| $V_{B}$ | High Side Floating Supply Voltage | $V_{S}+12$ | $V_{S}+18$ |  |
| $V_{S}$ | High Side Floating Offset Voltage | Note 1 | 500 |  |
| $V_{H O}$ | High Side Floating Output Voltage | $V_{S}$ | $V_{B}$ |  |
| $V_{C C}$ | Logic Supply Voltage | 0 | 18 |  |
| $V_{\mathbb{N}}$ | Logic Input Voltage | 0 | $V_{C C}$ |  |
| $V_{E R R}$ | Error Signal Voltage | 0 | $V_{C C}$ |  |
| $V_{C S}$ | Current Sense Signal Voltage | $V_{S}$ | $V_{B}$ |  |
| $T_{A}$ | Ambient Temperature | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |

Note 1: Logic operational for $V_{S}$ of -5 to +500 V . Logic state held for $V_{S}$ of -5 V to $-V_{B S}$. (Please refer to the Design Tip DT97-3 for more details).

Annexure L

International
IOR Rectifier

## IR2125(S) \& (PbF)

## Dynamic Electrical Characteristics

$V_{B I A S}\left(V_{C C}, V_{B S}\right)=15 \mathrm{~V}, C_{L}=3300 \mathrm{pF}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified. The dynamic electrical characteristics are measured using the test circuit shown in Figures 3 through 6.

| Symbol | Definition | Figure | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{0}$ | Turn-On Propagation Delay | 7 | - | 170 | 240 | ns | $\begin{gathered} V_{\mathbb{I N}}=0 \& 5 \mathrm{~V} \\ V_{\mathrm{S}}=0 \text { to } 600 \mathrm{~V} \end{gathered}$ |
| $\mathrm{t}_{\text {fff }}$ | Turn-Off Propagation Delay | 8 | - | 200 | 270 |  |  |
| $\mathrm{t}_{\text {sd }}$ | ERR Shutdown Propagation Delay | 9 | - | 1.7 | 2.2 | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{\mathrm{r}}$ | Turn-On Rise Time | 10 | - | 43 | 60 | ns |  |
| $t_{f}$ | Turn-Off Fall Time | 11 | - | 26 | 35 |  |  |
| $\mathrm{t}_{\text {cs }}$ | CS Shutdown Propagation Delay | 12 | - | 0.7 | 1.2 | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{\text {err }}$ | CS to ERR Pull-Up Propagation Delay | 13 | - | 9.0 | 12 |  | $C_{E R R}=270 \mathrm{pF}$ |

## Static Electrical Characteristics

$V_{B I A S}\left(V_{C C}, V_{B S}\right)=15 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$ unless otherwise specified. The $V_{I N}, V_{T H}$ and $I_{I N}$ parameters are referenced to COM. The $V_{0}$ and lo parameters are referenced to $V_{S}$.

| Symbol | Definition | Figure | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Logic "1" Input Voltage | 14 | 2.2 | - | - | V |  |
| $V_{\text {IL }}$ | Logic "0" Input Vollage | 15 | - | - | 0.8 |  |  |
| $\mathrm{V}_{\text {CSTH }}$ | CS Input Positive Going Threshold | 16 | 150 | 230 | 320 | mV |  |
| $\mathrm{V}_{\text {CSTH- }}$ | CS Input Negative Going Threshold | 17 | 130 | 210 | 300 |  |  |
| V OH | High Level Output Voltage, $V_{\text {BIAS }}-V_{0}$ | 18 | - | - | 100 |  | $\mathrm{l}_{0}=0 \mathrm{~A}$ |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage, $\mathrm{V}_{0}$ | 19 | - | - | 100 |  | $\mathrm{l}_{0}=0 \mathrm{~A}$ |
| ILK | Offset Supply Leakage Current | 20 | - | - | 50 | $\mu \mathrm{A}$ | $V_{B}=V_{S}=500 \mathrm{~V}$ |
| $\mathrm{I}_{\text {QBS }}$ | Quiescent $\mathrm{V}_{\text {BS }}$ Supply Current | 21 | - | 400 | 1000 |  | $V_{\text {IN }}=V_{C S}=0 \mathrm{~V}$ or 5 V |
| locc | Quiescent $\mathrm{V}_{\text {CC }}$ Supply Current | 22 | - | 700 | 1200 |  | $\mathrm{V}_{1 \mathrm{~N}}=\mathrm{V}_{\mathrm{CS}}=0 \mathrm{~V}$ or 5 V |
| $\mathrm{I}_{\text {IN+ }}$ | Logic "1" Input Bias Current | 23 | - | 4.5 | 10 |  | $V_{1 N}=5 \mathrm{~V}$ |
| 1 in - | Logic "0" Input Bias Current | 24 | - | - | 1.0 |  | $V_{\text {lN }}=0 \mathrm{~V}$ |
| ICS+ | "High" CS Bias Current | 25 | - | 4.5 | 10 |  | $V_{C S}=3 \mathrm{~V}$ |
| Ics- | "Low" CS Bias Current | 26 | - | - | 1.0 |  | $V_{C S}=0 \mathrm{~V}$ |
| $V_{\text {BSUV }}$ | $V_{B S}$ Supply Undervoltage Positive Going Threshold | 27 | 8.5 | 9.2 | 10.0 | V |  |
| V8suv- | $V_{B S}$ Supply Undervoltage Negative Going Threshold | 28 | 7.7 | 8.3 | 9.0 |  |  |
| $\mathrm{V}_{\text {ccuv }+}$ | $V_{\text {CC }}$ Supply Undervoltage Positive Going Threshold | 29 | 8.3 | 8.9 | 9.6 |  |  |
| $\mathrm{V}_{\text {ccuv }}$ | $V_{\text {CC }}$ Supply Undervoltage Negative Going Threshold | 30 | 7.3 | 8.0 | 8.7 |  |  |
| IERR | ERR Timing Charge Current | 31 | 65 | 100 | 130 | $\mu \mathrm{A}$ | $\begin{gathered} V_{\text {IN }}=5 V, V_{C S}=3 V \\ E R R<V_{E R R+} \end{gathered}$ |
| $l_{\text {ERR }+}$ | ERR Pull-Up Current | 32 | 8.0 | 15 | - | mA | $\begin{gathered} V_{I N}=5 V, V_{C S}=3 V \\ E R R>V_{\text {ERR }} \end{gathered}$ |
| IERR- | ERR Pull-Down Current | 33 | 16 | 30 | - |  | $V_{\text {IN }}=0 \mathrm{~V}$ |
| $10+$ | Output High Short Circuit Pulsed Current | 34 | 1.0 | 1.6 | - | A | $\begin{gathered} V_{O}=0 V, V_{I N}=5 V \\ P W \leq 10 \mu \mathrm{~s} \end{gathered}$ |
| 10. | Output Low Short Circuit Pulsed Current | 35 | 2.0 | 3.3 | - |  | $\begin{gathered} V_{\mathrm{O}}=15 \mathrm{~V}, V_{\mathbb{N}}=0 \mathrm{~V} \\ P W \leq 10 \mu \mathrm{~s} \end{gathered}$ |

Annexure L

## IR2125(S) \& (PbF)

Functional Block Diagram


Lead Definitions

| Symbol |  |
| :--- | :--- |
| $V_{C C}$ | Description |
| IN | Logic and gate drive supply |
| ERR | Serves multiple functions; status reporting, linear mode timing and cycle by cycle logic <br> shutdown |
| $C O M$ | Logic ground |
| $V_{B}$ | High side floating supply |
| $H O$ | High side gate drive output |
| $V_{S}$ | High side floating supply return |
| $C S$ | Current sense input to current sense comparator |

Lead Assignments


## MC34151, MC33151

## High Speed Dual MOSFET Drivers

The MC34151/MC3315I are dual inverting high speed drivers specifically designed for applications that require low current digital circuitry to drive large capacitive loads with high slew rates. These devices feature low input current making them CMOS and LSTTL logic compatible, input hysteresis for fast output switching that is independent of imput transition lime, and two high current totem pole outputs ideally suited for driving power MOSFETs. Also included is an undervoltage lockout with hysteresis to prevent erratic system operation at low supply voltages

Typical applications include switching power supplies, de to dc converters, capacitor charge pump voltage doublers/inverters, and motor controllers.
These devices are available in dual-in-line and surface mount packages.

## Features

- Pb -Free Packages are Available
- Two Independent Channels with 1.5 A Totem Pole Output
- Output Rise and Fall Times of 15 ns with 1000 pF Load
- CMOS/LSTTL Compatible Inputs with Hysteresis
- Undervoltage Lockout with Hysteresis
- Low Standby Current
- Efficient High Frequency Operation
- Enhanced System Performance with Common Switching Regulator Control ICs
- Pin Out Equivalent to DS0026 and MMH0026


Figure 1. Representative Block Diagram

## ON Semiconductor ${ }^{*}$

http://onsemi.com


PIN CONNECTIONS

(Top View)

## ORDERING INFORMATION

See detailed ordenng and shipping information in the package dimensions section on page 9 of this data sheet

| Semiconductor Components Industres. LLC. 2004 | 1 |
| :--- | ---: |
| July, $2004-$ Rev. $\mathbf{4}$ |  | | Publication Order Number: |
| :---: |
| MC34151/D |


| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Power Supply Voltage | VCC | 20 | $V$ |
| Logic Inputs (Note 1) | $V_{\text {in }}$ | -0.3 to $V_{\text {CC }}$ | V |
| Drive Outputs (Note 2) <br> Totem Pole Sink or Source Current <br> Diode Clamp Current (Drive Output to $V_{C C}$ ) | lo <br> O(clamp) | $\begin{aligned} & 1.5 \\ & 1.0 \end{aligned}$ | A |
| Power Dissipation and Thermal Characteristics <br> D Suffix SOIC-8 Package Case 751 <br> Maximum Power Dissipation (a) $T_{A}=50^{\circ} \mathrm{C}$ <br> Thermal Resistance, Junction-to-Air <br> P Suffix 8-Pin Package Case 626 <br> Maximum Power Dissipation (@) $T_{A}=50^{\circ} \mathrm{C}$ <br> Thermal Resistance, Junction-to~Air | $P_{D}$ <br> R OJA <br> $P_{D}$ <br> Refa | $\begin{gathered} 0.56 \\ 180 \\ \\ 10 \\ 100 \end{gathered}$ | W <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> W ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Junction Temperature | $\mathrm{T}_{\mathrm{J}}$ | +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature | $\mathrm{T}_{\text {A }}$ | $\begin{gathered} 0 \text { to }+70 \\ -40 \text { to }+85 \\ -40 \text { to }+125 \\ \hline \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $T_{\text {stg }}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Maximum ratings are those vaiues beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these timits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected

ELECTRICAL CHARACTERISTICS $\left(V_{C C}=12 \mathrm{~V}\right.$, for typical values $T_{A}=25^{\circ} \mathrm{C}$, for min $/ \mathrm{max}$ values $\mathrm{T}_{\mathrm{A}}$ is the only operating ambient temperature range that applies (Note 3), unless otherwise noted.)

| Characteristics | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS |  |  |  |  |  |
| Input Threshold Voltage - Output Transition High to Low State <br> Output Transition Low to High State | $\begin{aligned} & V_{i \mathrm{H}} \\ & \mathrm{~V}_{\mathrm{iL}} \end{aligned}$ | $0.8$ | $\begin{aligned} & 1.75 \\ & 1.58 \end{aligned}$ | $2.6$ | V |
| $\begin{aligned} \text { Input Current } & \text { - High State }\left(V_{I H}=2.6 \mathrm{~V}\right) \\ & - \text { Low State }\left(V_{I L}=0.8 \mathrm{~V}\right) \end{aligned}$ | $\begin{aligned} & I_{\mathrm{IH}} \\ & I_{\mathrm{IL}} \end{aligned}$ | - | 200 20 | $\begin{aligned} & 500 \\ & 100 \end{aligned}$ | 1 A |

DRIVE OUTPUT

\begin{tabular}{|c|c|c|c|c|c|}
\hline \[
\begin{aligned}
\hline Output Voltage - Low State \& \left(I_{Sink}=10 \mathrm{~mA}\right) <br>
\& \left(I_{Sink}=50 \mathrm{~mA}\right) <br>
\& \left(I_{Sink}=400 \mathrm{~mA}\right) <br>

- High State \& \left(I_{Scurce}=10 \mathrm{~mA}\right) <br>
\& (Isource=50 \mathrm{~mA}) <br>
\& (SScurce=400 \mathrm{~mA})
\end{aligned}
\] \& $\mathrm{V}_{\mathrm{OL}}$

$\mathrm{V}_{\mathrm{OH}}$ \& \[
$$
\begin{gathered}
- \\
- \\
10.5 \\
10.4 \\
9.5
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\hline 0.8 \\
1.1 \\
1.7 \\
11.2 \\
11.1 \\
10.9
\end{gathered}
$$

\] \& \[

$$
\begin{aligned}
& 1.2 \\
& 1.5 \\
& 2.5 \\
& - \\
& -
\end{aligned}
$$
\] \& V <br>

\hline Output Puildown Resistor \& RPD \& - \& 100 \& - \& k Q <br>
\hline
\end{tabular}

SWITCHING CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| Propagation Delay ( $10 \%$ Input to $10 \%$ Output, $C_{L}=1.0 \mathrm{nF}$ ) Logic input to Drive Output Rise Logic Input to Drive Output Fall | ${ }^{\text {tPLH(in/oul) }}$ ${ }^{1} \mathrm{PHL}$ (in/out) | - | 35 36 | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Output Rise Time ( $10 \%$ to $90 \%$ ) $C_{L}=1.0 \mathrm{nF}$ $C_{L}=2.5 \mathrm{nF}$ | $\mathrm{t}_{5}$ | - | 14 31 | 30 | ns |
| Drive Output Fall Time ( $90 \%$ to $10 \%$ ) $C_{L}=1.0 \mathrm{nF}$ $C_{L}=2.5 \mathrm{nF}$ | $l_{\text {f }}$ | - | 16 32 | 30 | ns |

TOTAL DEVICE

| Power Supply Current | ICC |  | mA |
| :--- | :---: | :---: | :---: |
| $\quad$ Standby (Logic Inputs Grounded) | - | 6.0 | 10 |
| Operating (C $\mathrm{C}_{\mathrm{L}}=1.0 \mathrm{nF}$ Drive Outputs 1 and $\left.2, \mathrm{f}=100 \mathrm{kHz}\right)$ | - | 10.5 | 15 |
| Operating Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 6.5 | - |

[^0]3. $T_{\text {low }}=0^{\circ} \mathrm{C}$ for MC34151 $\quad T_{\text {high }}=+70^{\circ} \mathrm{C}$ for MC34151 $-40^{\circ} \mathrm{C}$ for MC33151 high $+85^{\circ} \mathrm{C}$ for MC33151


[^0]:    1. For optimum switching speed, the maximum input voltage should be limited to 10 V or $\mathrm{V}_{C c}$, whichever is less
    2. Maximum package power dissipation limits must be observed
